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Graphene is an ideal candidate for use in flexible field-effect transistors (FETs) which 
require both high flexibility and high operating frequencies, because it offers exceptional 
electronic properties (room temperature mobility in excess of 10,000 cm2 V-1 s-1 and high 
saturation velocity of 3-7 x107 cm s-1)1-7 as well as outstanding mechanical performance (strain 
limits up to 25%).8, 9 Indeed, graphene FETs (GFETs) fabricated on rigid substrates from single 
crystals of mechanically exfoliated graphene have demonstrated unity power gain cut-off 
frequencies, fmax, up to 34 GHz, even at modestly scaled channel lengths of 600 nm.10 However, 
in order to realize commercial production of graphene-based technologies, it is essential to 
integrate large-area graphene produced by scalable synthesis methods into device fabrication. 
Chemical vapor deposition (CVD) offers a promising method to produce low-cost, large-
area films of graphene, crucial for the commercial realization of graphene-based technologies. 
However, the electronic performance of CVD-grown graphene has remained problematic. 
Compared to exfoliated graphene, CVD graphene exhibits lower mobility, greater impurity 
doping, and higher asymmetry between electron and hole conduction,11-17 indicative of disorder 
and scattering processes that are not present in exfoliated samples. In order to achieve 
commercial scalability of high-performance graphene-based technologies, it is prerequisite to 
minimize disorder present in CVD graphene and achieve equivalent electronic properties to 
exfoliated graphene. 
 
In this work, I present a detailed study of the electronic transport behavior of CVD 
graphene in which the predominant sources of intrinsic disorder, grain-boundary scattering, is 
eliminated and extrinsic disorder, transfer-induced contamination and substrate-induced 
scattering, are minimized. Grain boundaries within fabricated devices are eliminated by varying 
the CVD synthesis conditions to yield CVD graphene with large grain sizes, up to 250 µm in 
dimension.12-14 Process-related contamination is minimized by employing a novel dry-transfer 
technique that greatly reduces the extrinsic doping in CVD graphene devices, and samples are 
transferred onto hexagonal boron nitride (hBN), a dielectric which minimizes substrate-induced 
scattering and permits for the most precise assessment of the intrinsic performance of graphene.18 
By minimizing the presence of these three predominant sources of disorder in CVD graphene, 
measurements presented in this work are the first demonstration that large-area graphene can not 
only be synthesized but also transferred onto arbitrary substrates while reproducibly achieving 
electrical performance comparable to that of high-quality exfoliated graphene. Related research 
demonstrates that the CVD graphene synthesized in this work additionally demonstrates 
equivalent mechanical properties to exfoliated graphene. 
After demonstrating that CVD graphene films can achieve both exceptional electronic 
and mechanical properties, the synthesis and transfer methods developed are subsequently 
applied to the fabrication of high-performance, flexible, radio-frequency FETs (RF-FETs), an 
application demanding both high-frequency operation and high mechanical flexibility. Methods 
to fabricate RF-FETs on flexible substrates using CVD graphene as the active channel material 
are presented. Devices fabricated with channel lengths of 500 nm show extrinsic values of unity 
current gain cut-off frequency, fT, and unity power gain cut-off frequency, fmax, up to 10.7 GHz 
and 3.7 GHz, respectively, and strain limits of 1.75%. By reducing the channel length to 260 nm, 
 
extrinsic values of fT and fmax increase to 23.6 GHz and 6.5 GHz, respectively, with intrinsic fmax 
= 28.2 GHz and strain limits of 2% attainable. Flexible graphene RF-FETs fabricated with 
channel lengths of 260 nm not only represent the highest values of fmax achieved in any flexible 
technology to date, but they also show an order of magnitude improvement in strain limit over 
flexible technologies demonstrating the next highest reported value of fmax.19 
The structure of flexible GFETs is further improved by encapsulating the graphene 
channel in hBN dielectric layers and by implementing a self-aligned fabrication scheme. RF-
FETs fabricated with channel lengths of 375 nm demonstrate extrinsic cut-off frequencies fT and 
fmax of 12.0 GHz and 10.6 GHz, respectively, and intrinsic fT and fmax of 29.7 GHz and 15.7 GHz, 
respectively. The improved extrinsic cut-off frequencies indicate that using both a self-aligned 
fabrication scheme and hBN encapsulation are paramount to improving RF performance in 
flexible GFETs. 
Collectively, this work demonstrates that CVD graphene can achieve both outstanding 
electronic and mechanical performance and establishes CVD graphene as a competitive 
semiconductor technology for use in flexible RF-FETs. As such, it reveals the potential of CVD 
graphene as a material to enable a wide-range of flexible technologies requiring both high-
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1.1 Structure and Physical Properties of Graphene 
 
Graphene is a crystalline form of sp2-bonded carbon with a hexagonal lattice only a 
single-atom thick. It is thus considered a two-dimensional (2D) material, as it represents the 
thinnest unsupported solid that can be realized. Graphene is most commonly found confined 
within graphite: many stacked 2D graphene layers form bulk 3D graphite. However, strong intra-
layer covalent bonding and comparatively weak inter-layer van der Waals (vdW) bonding,20-22 as 
manifest by 1.42 Å nearest-neighbor intra-layer spacing of carbon atoms in comparison with 
3.35 Å inter-layer spacing, allows for the isolation of single, free-standing layers of graphene 
separated from bulk graphite. Graphene has gained immense interest from the scientific and 
engineering communities not only because of its unique 2D structure but also because of its 
equally novel, and often outstanding, physical properties. 
 Many of graphene’s exceptional properties, including its electronic structure, result from 
its hexagonal lattice. The 2s, 2px, and 2py orbitals of each carbon atom hybridize to form strong 
sp2 bonds, or σ-bonds, which each of the three nearest-neighboring carbon atoms. The remaining 
out-of-plane pz orbital, or π-orbital, determines the low-energy electronic structure of graphene. 
A tight-binding calculation of the dispersion relation of the π-orbital electrons in graphene results 
in an electronic structure in which valence and conduction bands touch at the corners (K-points, 
or so-called Dirac points) of graphene’s Brillouin zone.23 Near the Dirac points, graphene has a 
linear dispersion relation relation and a zero-bandgap,24, 25 from which a handful of outstand 
electronic properties directly follow. 
The linear dispersion relation implies that charge carriers have zero-effective mass and 
travel with an energy-independent Fermi velocity, vF, ~ 106 m/s. Graphene exhibits ambipolar 
	  
 3 
behavior, functioning as a p-type (current carried by holes in the valence band) or n-type (current 
is carried by electrons in the conduction band) conductor, as well as a widely tunable carrier 
density and Fermi level. Electrostatic doping can change both the carrier type (electron or hole) 
and vary the carrier density over a wide range of greater than ±1013 cm-2, equivalent to shifts in 
the Fermi level of ±350 meV. Graphene exhibits both high room temperature mobility, up to 
120,000 cm2V-1s-1,2, 4 and saturation velocity, 3-7 x 105 m/s. 5-7 Furthermore, graphene exhibits 
an extremely high current-carrying capacity, sustaining current densities up to 5 x 108 A/cm.26, 27 
 Graphene’s sp2 bonds also result in outstanding mechanical properties, Graphene has a 
high stiffness (Young’s modulus ~ 1 TPa), fracture strength (~130 GPa), and fracture strain (27-
38%). 28, 29 With only a single-atom thickness, it’s strength-to-weight ratio is unmatched by any 
other material. Furthermore, the absence of out-of-plane surface bonds results in a chemically 
inert surface and highly stable molecular structure, even at temperatures in excess of 1000 °C. 
 In addition to exceptional electronic and mechanical properties, graphene possesses 
outstanding optical and thermal properties: 97.7% transparency in the visible spectrum,30 
and a higher thermal conductivity of 600-5000 W/mK.31 









1.2 A Role for Graphene in Flexible, Radio-Frequency (RF) Electronics 
 
Graphene’s unique structure and multitude of exceptional physical properties promises 
improvements to a broad spectrum of technologies, ranging from fundamental scientific studies 
to novel consumer electronics.25, 32 This section will focus on the properties of graphene which 
are pertinent to field-effect transistors (FETs) and flexible electronics. 
Graphene is being considered as a potential replacement for silicon as the active channel 
material in flexible FETs as it offers exceptional electronic properties (room temperature 
mobility in excess of 10,000 cm2 V-1 s-1 and high saturation velocity of 3-7 x 105 m/s)1-7 in 
conjunction with outstanding mechanical performance (strain limits up to 25%).8, 9 Because 
graphene is a zero-bandgap material, achievable on-to-off current ratios (Ion/Ioff) in graphene 
field-effect transistors (GFETs) are Ion/Ioff ~10, significantly lower than Ion/Ioff ~104 typically 
required for digital electronics.1 For this reason, GFETs are being considered for use in analog 
radio-frequency (RF) applications, where high on-to-off current ratios are not required. Indeed, 
RF-FETs have been successfully fabricated from graphene that demonstrate exceptional RF 
performance, with unity current gain cut-off frequency, fT, greater than 150 GHz at 40 nm.33, 34 
Values of unity power gain cut-off frequency, fmax, a more pertinent metric to characterize the 
performance of analog RF-FETs, up to 34 GHz at channel lengths of 600 nm,10 allowing for 
significant improvement from channel length scaling alone.10, 34, 35 Furthermore, the 2D structure 
of graphene represents the ideal thickness limit for realizing not only optimal electrostatic 
control,1 but also maximum optical transparency30, 36 and mechanical flexibility.9, 28 Combining 
graphene’s favorable electronic properties with it’s high mechanical strength and flexibility 
makes it a promising material for the burgeoning field of flexible and transparent RF electronics. 
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1.3 Graphene Production Methods 
 
The previous section demonstrates the importance of minimizing channel lengths in 
graphene RF-FETs in order to maximize operation frequency limits. However, in order to 
achieve a commercial graphene-based technology, device scaling must expand beyond reducing 
channel lengths to encompass increasing graphene dimensions. While RF-FETs fabricated from 
exfoliated graphene have demonstrated promising electronic performance (fmax up to 34 GHz),10 
typical dimensions of exfoliated graphene crystals are on the order of 1 mm2 which are 
insufficient for commercial applications.1 If graphene is ever to replace silicon in RF-FETs, 
wafer-scale production of graphene using commercially scalable processes must first be realized. 
 
 
1.3.1 Mechanical Exfoliation 
 
Monolayer graphene was famously isolated in 2004,24 by rubbing crystalline graphite on 
planar Si/SiO2 substrates in a processes referred to as “mechanical exfoliation”. Mechanical 
exfoliation results in crystals of graphene deposited on a substrate with random location, size, 
and thickness. Although samples produced using this method can be rapidly located with optical 
microscopy and demonstrate exceptional crystalline quality and electronic characteristics,24, 25, 37 
limited dimensions (typically less than 1 mm2) and lack of positional control of exfoliated 





1.3.2 Solution Processing 
 
Various methods to suspended graphene in solution have been devised, allowing for 
high-throughput, solution processing of graphene. Because graphene is hydrophilic, various 
methods have been devised to effectively suspend it in solution. Graphite can be oxidized in 
strong acids to form graphite oxide, commonly referred to as graphene oxide (GO). The chemical 
process results in a GO surface decorated with hydroxyl and carbonyl groups that not only render 
GO hydrophilic so that it can be readily dispersed in solution but also provide electrostatic 
repulsion between GO sheets to minimize aggregation.38 After solution-based processing for a 
desired application, GO can be partially reduced by chemical or thermal processing to achieve 
reduced GO, or RGO. While RGO demonstrates significantly improved structural and electronic 
properties in comparison with GO, it is by no means fully reduced to its original graphene 
structure. Indeed, RGO exhibits a degraded lattice structure and electronic properties in 
comparison with exfoliated graphene.39 In order to circumvent the need for covalent 
modification of graphene, methods have been developed to disperse graphene directly in solution 
involving the exfoliation of graphene from graphite by ultrasonication in amphiphilic surfactants 
or organic solvents; however chemical residues from solution-based exfoliation typically dope 
the graphene and degrade its electronic properties.38 
 After suspension, the solution-processed graphene can be applied to surfaces and dried to 
form films or “papers”, consisting of layers of overlapping platelets of GO, rGO, or solution-
exfoliated graphene.38, 40 Although such films can be produced with no dimensional limit and 
using low-cost, scalable methods, solution-processed graphene papers demonstrate poor 
electronic (sheet resistance  ~ 100 – 8000 Ω/☐),39 mechanical (Young’s modulus ~40 GPa, 
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fracture strength  ~150 MPa, fracture strain ~0.5%),41 and optical properties (optical 
transparency ~70-85%)39 in comparison with exfoliated graphene. As such, they are only suitable 
for use in low-performance technologies. 
 
 
1.3.3 Epitaxial Growth on SiC 
 
Graphene can be synthesized by epitaxial growth on the basal plane of SiC, a wide 
bandgap semiconductor. Heating SiC to temperatures typically in the range of 1200 °C – 1800 
°C results in the desorption of Si atoms, leaving the carbon atoms to restructure in the form of 
graphene.42, 43 By controlling rate of Si desorption, graphene films ranging between mono- to 
many-layer can be achieved which demonstrate a highly crystalline structure and excellent 
thickness uniformity.43 Epitaxial growth can be conducted on commercially available SiC wafers 
in either high vacuum or an inert atmosphere at lower vacuum, making processing conditions 
easy to achieve commercially.43 
However, strong interactions between the synthesized graphene layers and the underlying 
SiC substrate affect the electronic structure of the overlaying graphene and result in degraded 
electronic performance in comparison with exfoliated graphene.44 Furthermore, the strong 
interactions between the epitaxially grown layers make it difficult to separate from the growth 
substrate. Transferred films of SiC demonstrated poor thickness uniformity (typically ranging 
between 0.3 - 30 nm for thick epitaxial graphene films),45 making it impractical to transfer 
epitaxial graphene for device processing on other substrates. Furthermore, the inability to 
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transfer the epitaxial graphene films does not allow for reprocessing of high-cost SiC substrates, 
which is likely to result in commercially prohibitive fabrication costs. 
 
 
1.3.4 Chemical Vapor Deposition 
 
Chemical vapor deposition (CVD) is a particularly promising technique for large-scale 
growth of high-quality graphene films. In 2009 the first synthesis of large-area graphene by CVD 
was demonstrated on Ni substrates.46 A dissolution-segregation growth mechanism was 
demonstrated,47  involving the dissolution of carbon atoms into Ni substrates at elevated 
temperatures and their subsequent segregation to the substrate’s surface upon cooling to room 
temperature, driven by temperature-induced modulations in the carbon solubility of Ni. The 
growth mechanism yields multilayer graphene films that are highly crystalline in regions. 
However, poor thickness uniformity, due to more rapid diffusion of carbon at the Ni grain 
boundaries, make it poorly suited for electronic applications requiring uniform mono- or bi-layer 
thickness. 
CVD growth of high-quality monolayer graphene was demonstrated soon after on Cu foil 
substrates.12 Because CVD growth on Cu is a surface catalyzed reaction,47 self-limited growth 
mechanism results in graphene films of uniform monolayer thickness. While monolayer growth 
by CVD has since been demonstrated on additional substrates, including cobalt,48, 49 platinum,50, 
51 palladium,52 ruthenium,53 and iridium,54-56 CVD synthesis on Cu foils has the added benefit of 
using low-cost substrates that can be easily separated from the graphene film by etching in weak 
acids, enabling the transfer of CVD graphene onto arbitrary substrates for subsequent device 
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processing. Furthermore, because graphene films are produced with known monolayer thickness, 
CVD graphene devices are no longer confined to fabrication on Si/SiO2, a substrate typically 
required for rapid thickness characterization of graphene by optical microscopy.37 This synthesis 
method was demonstrated to be commercially compatible in 2010, with the growth and transfer 
of graphene films to flexible substrates nearly 1 meter in dimension.13 Recent work has 
demonstrated techniques to increase the grain size of CVD graphene up to mm in dimension, 
approaching wafer-scale synthesis of single-grain graphene by CVD.57, 58 Furthermore, recently 
developed transfer methods allow for removal of the graphene films while entirely conserving 
the underlying Cu substrate for subsequent CVD processing,59 greatly reducing fabrication costs 
associated with CVD synthesis.  
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1.4 Scope of Research 
 
Graphene is an ideal candidate for use in flexible RF-FETs which require both high 
flexibility and high operating frequencies, because it offers both exceptional electronic properties 
(room temperature mobility in excess of 10,000 cm2 V-1 s-1 and high saturation velocity of 3-7 
x107 cm s-1)1, 5, 6 as well as outstanding mechanical performance (strain limits up to 25%).8, 9 
Indeed, graphene FETs (GFETs) fabricated on rigid substrates from exfoliated graphene have 
demonstrated values of fmax of up to 34 GHz, even at only modestly scaled channel lengths of 
600 nm.10 However, in order to realize commercial production of graphene-based technologies, it 
is essential to implement large-area graphene produced by scalable synthesis methods into device 
fabrication. 
Chemical vapor deposition (CVD) offers a promising method to produce low-cost, large-
area films of graphene, crucial for the commercial realization of graphene-based applications. 
However, the electronic performance of CVD-grown graphene has remained problematic. 
Compared to exfoliated graphene, CVD graphene exhibits lower mobility, greater impurity 
doping, and higher asymmetry between electron and hole conduction,11-17 indicative of disorder 
and scattering processes that are not present in exfoliated samples. In order to achieve 
commercial scalability of high-performance graphene-based technologies, it is prerequisite to 
minimize disorder present in CVD graphene achieve equivalent electronic properties to 
exfoliated graphene. 
In this work, a detailed study will be presented of the electronic transport behavior of 
CVD graphene in which the predominant sources of intrinsic disorder, introduced during 
graphene synthesis, and extrinsic disorder, introduced during CVD graphene processing, are 
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identified, and novel methods to systematically removing these sources of disorder will be 
presented. By minimizing the presence of these predominant sources of disorder in CVD 
graphene, it will be demonstrated that the level disorder present in CVD samples can approach 
that of exfoliated graphene; by attaining equivalent levels of disorder, the electronic properties of 
CVD graphene can likewise approach those of exfoliated graphene. 
Once methods have been developed to synthesize and transfer CVD graphene onto 
arbitrary substrates while retaining equivalent electronic properties to exfoliated samples, these 
techniques will be employed to fabricate high-performance RF-FETs from CVD graphene on 
flexible substrates. Both the electronic and mechanical characteristics of these devices will be 
measured, and it will be demonstrated that CVD graphene is an exceptional material for use in 
flexible electronics that require both high-frequency operation and high mechanical flexibility. 
This work will further demonstrate that enhanced performance can be achieved in flexible 
GFETs by encapsulating the graphene channel in hexagonal boron nitride (hBN), a dielectric that 
minimizes substrate-induced scattering, as well as reveal the general need for improved thermal 
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2.1 Chemical Vapor Deposition (CVD) Synthesis of Graphene 
 
Chemical vapor deposition (CVD) offers a promising method to produce large-area films 
of graphene, crucial for the commercial realization of graphene-based applications. However, the 
electronic performance of CVD-grown graphene has remained problematic. Compared to 
exfoliated graphene, CVD graphene exhibits lower mobility, greater impurity doping, and higher 
asymmetry between electron and hole conduction.11-17 These differences are indicative of 
disorder and scattering processes that are not present in exfoliated samples. Lattice defects and 
grain boundaries resulting from the growth process,11, 60 as well as structural defects and 
chemical contamination introduced during transfer11-13, 60-62 have all been identified as sources of 
disorder in CVD-grown graphene devices (see Fig. 2.1). While recent work has shown progress 
in increasing grain size14, 17 and reducing transfer-related contamination,63, 64 prior work has yet 
to demonstrate that CVD graphene can achieve repeatable performance comparable to that of 
exfoliated graphene. In order to achieve commercial scalability of graphene-based technologies 
 
Figure. 2.1 (a) False-colored dark-field transmission electron microscopy (DF-TEM) image of a sheet 
of graphene grown using typical CVD growth parameters. Each color corresponds to grains of similar 
orientation, demonstrating typical films of CVD graphene to be polycrystalline in structure. (b) 
Aberration-corrected TEM image of a grain boundary in CVD graphene, demonstrating the grain 
boundaries to consist of a chain of alternating pentagon and heptagon defects in the hexagonal 
graphene lattice. (c) Photograph of a CVD graphene film released from the metallic growth substrate 
by chemical etching. [Figures (a),(b) adapted from P.Y Huang et al. Nature, 2011. Figure (c) adapted 




demonstrated using exfoliated graphene, it is prerequisite to duplicate the material properties of 
exfoliated graphene in large-area CVD graphene. This goal can be accomplished by 
systematically identifying and removing the sources of disorder typically present in CVD 
graphene samples until equivalent performance to exfoliated graphene is attained. 
In this section, I present a detailed study of the electronic transport behavior of CVD 
graphene in which the predominant sources of intrinsic disorder, grain-boundary scattering, is 
eliminated and extrinsic disorder, transfer-induced contamination and substrate-induced 
scattering, is minimized. Grain boundaries within fabricated devices are eliminated by varying 
the CVD growth conditions to synthesize CVD graphene with large grain sizes, up to 250 µm in 
dimension.12-14 Process-related contamination is minimized by employing a novel dry-transfer 
technique which greatly reduces the extrinsic doping of CVD graphene devices, and samples are 
transferred onto hexagonal boron nitride (hBN), a dielectric which minimizes substrate-induced 
scattering and permits for the most precise assessment of the intrinsic performance of graphene.18 
Optical microscopy, Raman spectroscopy, and dark-field transmission electron 
microscopy (DF-TEM) are employed to probe the structural properties of CVD graphene. 
Additionally, low-temperature electrical transport and magnetotransport measurements are 
implemented to characterize the electronic properties of CVD graphene films. Combined, these 
measurements collectively demonstrate that by minimizing the presence of these three 
predominant sources of disorder in CVD graphene, the level of disorder present in CVD samples 
can approach that of exfoliated graphene; by attaining equivalent levels of disorder, these 
measurements demonstrate, for the first time, that chemically synthesized graphene can 




2.2 CVD Synthesis Methods 
 
 Large-area graphene was grown by chemical vapor deposition (CVD) growth on Cu foils 
following standard procedures reported in literature.12-14 In order to grow large-area graphene, I 
constructed an automated low-pressure CVD (LPCVD) synthesis system, shown in Figure 2.2. 
The LPCVD system consists of a 1-inch diameter synthesis tube inside of an 1100 °C tube 
furnace. Process gases are admitted to the inlet of the synthesis chamber at precisely controlled 
flow rates through a bank of mass flow controllers and exit the LPCVD system through a 
pumping system. The tube furnace is mounted on linear bearings that sit on top of a pair of 
parallel rails. After growth, a linear actuator slides the furnace away from the growth region of 
the process tube to allow for rapid cooling of the sample to room temperature. In order to ensure 
 




accuracy and reproducibility of the growth procedure, all functions of the CVD synthesis system 
(furnace temperature controller, process gas mass flow controllers, linear actuator, and pumping 
system) are fully automated with computer control and LabVIEW user interface. 
Continuous sheets of polycrystalline graphene were grown on 25 µm thick copper foil 
(Alfa Aesar #13382), following conventional CVD growth methods.12, 13 The copper foil was 
annealed under a hydrogen background at a pressure of 50 mTorr. Annealing was conducted 
with a hydrogen flow rate of 2 sccm, first at 800 °C for 10 hours followed by 1030 °C for 1 hour. 
Graphene was subsequently grown by flowing methane and hydrogen gases over the foil at rates 
of 35 sccm and 2 sccm, respectively. The growth was conducted at 300 mTorr and 1000 °C for 
30 minutes. The graphene coated Cu foil was cooled rapidly to room temperature by sliding the 
furnace downstream of the sample away from the growth region of the process tube. During the 
sample cooling phase, gas flow rates were maintained equivalent to those used in the growth 
stage of the synthesis procedure. Figures 2.3a,b show a film of graphene synthesized by the 
procedure as detailed above, both as-grown on the copper foil and subsequently transferred onto 
a Si substrate with 285 nm of thermally grown SiO2 (Si/SiO2), demonstrating that the CVD 
growth method yields large-area, continuous films of predominantly single-layer graphene.  
 By reducing the growth pressure and methane flow rate (10 mTorr and 0.6 sccm, 
respectively), large single-crystals of graphene can be grown on copper foil using a low-pressure, 
encapsulated CVD growth method.14 By folding the copper foil into an enclosed pocket shape 
and growing on the internal encapsulated surface, the carbon flux onto the growth surface of the 
Cu foil was further reduced. Samples were annealed at 1000 °C for 1 hour, followed by growth 
at 1030 °C for 1.5 -3 hours, and rapid cooling to room temperature using a similar procedure to 
that described for continuous-film, polycrystalline growth described above. Figure 2.3c,d shows 
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CVD graphene synthesized by the encapsulated growth technique, both as-grown on the copper 
foil and subsequently transferred onto Si/SiO2, demonstrating that this growth method results in 
discrete, star-shaped patches of graphene with dimensions facilely controllable between 10-250 








Figure 2.3. Graphene film synthesized on Cu foil using (a),(b) standard CVD synthesis procedure and 
(c),(d) low-pressure, encapsulated growth method. (a),(c) Photographs of CVD graphene as grown on 




2.3 Disorder in CVD Graphene 
 
Compared to exfoliated graphene, lattice defects and grain boundaries resulting from the 
growth process,11, 60 as well as structural defects and chemical contamination introduced during 
transfer11-13, 60-62 have all been identified as sources of disorder in CVD-grown graphene devices 
not present in exfoliated graphene samples. While recent work has shown progress in increasing 
grain size14, 17 and reducing transfer-related contamination,63, 64 no work has yet demonstrated 
that CVD graphene can achieve repeatable performance comparable to that of exfoliated 
graphene. In this section, predominant sources of disorder present in CVD graphene samples are 
identified and effective methods to minimize their presence are offered. 
 
 
2.3.1 Structural Disorder 
 
Standard dark-field transmission electron microscopy (DF-TEM) methods11 were 
implemented to determine the crystallographic structure of the CVD graphene films. False-
colored DF-TEM maps of the crystal domains of the graphene films were generated, as shown in 
Figure 2.4, with each color present in the figure indicating a unique crystallographic orientation 
corresponding to one set of six-fold symmetric spots present in its electron diffraction pattern.  
Figures 2.4a,b, show an optical micrograph and a false-colored DF-TEM map of the crystal 
domains of continuous films of graphene produced by conventional CVD growth methods. The 
DF-TEM image presented in Figure 2.4b demonstrates that the large-area, continuous films of 
graphene produced are polycrystalline in structure with grain sizes ranging between 0.2-5 µm in 
	  
 19 
dimension. The inset of Figure 2.4b shows the corresponding electron diffraction pattern; the 
multiple sets of spots present in the electron diffraction pattern indicate that the graphene film is 
polycrystalline, with randomly oriented grains.  
Figures 2.4c,d show an optical micrograph and a false-colored DF-TEM map of the 
discrete, star-shaped CVD graphene patches produced with the encapsulated growth method. The 
color map in Figure 2.4d indicates that the large, star-shaped graphene patches are largely single 
crystalline, containing no grain boundaries. Occasionally, a small, second layer was observed in 
the center of a large crystal, as is apparent in Figure 2.4d. The two sets of six-fold symmetric 
 
Figure 2.4. (a) Optical micrograph of a sheet of small-grain graphene transferred onto SiO2. The 
underlying SiO2 is visible at the edge of the transferred graphene sheet. (b) False-colored dark-field 
transmission electron microscopy (DF-TEM) image of small-grain CVD graphene. The inset of (b) is 
the electron diffraction patterns corresponding to the area of the DF-TEM image; colored circles 
outline spots corresponding to different grain orientations. (c) Optical micrograph of large-grain CVD 
graphene transferred onto SiO2. (d) False-colored DF-TEM image of large-grain CVD graphene. A 
small, second layer (blue) is apparent in the center of the large graphene crystal (purple). The two sets 
of spots present in the inset in (d) indicate that the two graphene layers apparent in (d) are each single 




spots present in the corresponding electron diffraction pattern (Fig. 2.4d, inset) indicate that each 
layer is a single domain, with the layers rotationally misaligned from one another. Because the 
bi-layer areas are confined to the center of the stars and visible in optical microscopy,30, 37 these 
small double-layer areas were avoided and the structural and transport properties only of 
monolayer regions are presented throughout this work.  
Due to the observed discrepancy in grain size between the two synthesis methods 
utilized, these two sample types will be referred to as small-grain and large-grain CVD graphene, 
respectively, from here on. Furthermore, by comparing the grain structure of small- and large-
grain CVD graphene, it is immediately apparent that varying the CVD growth parameters can 
drastically change the grain-boundary density, and thus the defect density, in CVD graphene 
samples. Confining devices to within monolayer areas in large-grain samples allows for the 
fabrication of CVD graphene devices free of grain boundaries, which effectively possess an 
indistinguishable crystallographic structure from that of exfoliated graphene samples.  
Imaging by DF-TEM provides valuable information about the grain structure of CVD 
graphene films, however it does not provide information about the lattice structure within each 
grain. Therefore, Raman spectroscopy was utilized to probe the crystalline structure and 
compositional quality of CVD graphene films.65  
 Figure 2.5 shows typical Raman spectrum for graphene samples produced using various 
methods transferred onto Si substrate with 285 nm SiO2. Raman spectra are presented for 
exfoliated graphene, as well as both large-grain and small-grain CVD samples. To ensure 
uniformity of comparison between multiple Raman spectra, all measurements were performed 
using a 532 nm laser with ~0.5 um spot size. Furthermore all CVD graphene samples were 
prepared simultaneously using the same transfer procedure, and prior to Raman spectroscopy 
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measurements all samples were annealed for 15 min at 350 °C in vacuum (~6x10-5 mTorr) to 
remove PMMA residue.  
For purposes of comparison, the Raman spectrum was first obtained for monolayer 
exfoliated graphene. The exfoliated sample shows strong G and 2D peaks, located at 1589.7 cm-1 
and 2687.9 cm-1 respectively. A strong 2D peak to G peak intensity ratio, I2D/IG, ~ 3.3 and a 
narrow full-width-at-half-maximum (FWHM) of the 2D peak (22.7 cm-1) indicate monolayer 
thickness.65 The absence of a D peak (typically located ~1350 cm-1) indicates high crystallinity 
with a low concentration of lattice defects.66, 67  
Raman spectrum from a typical large-grain CVD graphene sample demonstrates a nearly 
equivalent spectrum with G and 2D peaks located at 1590.0 cm-1 and 2685.3 cm-1, respectively. 
The 2D peak is well fit with a single Lorentzian function, and the high I2D/IG ~4.0 indicate its 
uniform monolayer thickness. The absence of a D peak indicates high crystallinity of the 
graphene lattice with few structural defects. Slight broadening of the 2D peak, as indicated by a 
 
Figure 2.5. Raman spectra of exfoliated (black), large-grain CVD (blue), and small-grain CVD (red) 




FWHM ~ 27.0 cm-1, and upshift of the G peak position indicate an increase in doping and 
external disorder in comparison with the exfoliated sample,66, 68, 69 likely attributed to chemical 
contamination during the transfer process.  
In comparison, a typical Raman spectrum for a small-grain CVD graphene sample 
demonstrates G peak and 2D peak positions located at 1591 cm-1 and 2581.47 cm-1, respectively.  
The lack of a D peak indicates high crystallinity of the lattice, similar to both exfoliated and 
large-grain CVD graphene samples. The significantly lower I2D/IG ~ 1.63, upshifted G peak 
position, and broader 2D peak FWHM (29.9 cm-1) are all indicative of higher levels of doping, 
disorder, and likely presence of small bi-layer patches within the continuous monolayer film.66 
Signatures in the Raman spectrum indicative of higher doping and chemical contamination may 
result from grain boundaries being more chemically active than the bulk lattice, in agreement 
with recent TEM work showing a significant increase in the density of adsorbed impurities at 
grain boundaries in CVD graphene.60  
While Raman spectra for typical exfoliated, small-grain CVD, and large-grain CVD 
graphene samples transferred onto Si/SiO2 substrates indicate slight differences in levels of 
external disorder, the uniform absence of a D-mode peak indicates a uniform absence of 
structural defects within the bulk crystalline lattice of all samples. In conjunction with DF-TEM 
results, the most significant difference in intrinsic, structural disorder between the three samples 
is that small-grain CVD graphene possesses a significantly higher density of grain boundaries 
than either exfoliated or large-grain CVD graphene. Combined DF-TEM and Raman 
spectroscopy analysis indicate negligible structural difference between exfoliated and large-grain 




2.3.2 Chemical Disorder 
 
In typical processing methods used to fabricate graphene devices from CVD grown 
material,12, 46, 61 as shown in Figure 2.6, the graphene film is first released from the growth 
substrate using a chemical etch and then subsequently rinsed in baths of deionized (DI) water. 
The film is then transferred onto a process substrate, ultimately requiring the drying of a layer of 
DI water between the CVD graphene and underlying substrate. The use of this wet-transfer 
process typically results in graphene films with high concentrations of p-type dopants (≥4x1012 
 
Figure 2.6. Wet-etching procedure typically used to transfer CVD graphene from the growth substrate to 
a dielectric substrate for device processing. A layer of PMMA is first spin-cast on the surface of the as-
grown graphene as a mechanical support during etching. (a) The copper growth substrate is removed by 
means of a chemical etchant. (b) The released graphene/PMMA membrane is transferred to baths of 
deionized (DI) water to rinse away residual etchant ions. (c) The graphene/PMMA membrane is 
subsequently scooped out of the DI water onto the process substrate. Residual deionized water is dried 
between the graphene/substrate interface, leaving a film of graphene/PMMA adhered to the target 
substrate. The PMMA is subsequently removed in acetone. (d) An optical micrograph of the transferred 





cm-2) and low electronic mobility (500-10,000 cm2V-1s-1).11, 12, 15-17, 70 While procedures that 
circumvent the wet-transfer step have been reported to reduce the introduction of disorder from 
the trapping of impurities present in the DI water at the graphene-dielectric interface,63, 64 so far 
none has yielded transferred CVD graphene films with demonstrated improvement in mobility. 
By employing an alternative, dry-transfer procedure, as shown in Figure 2.7, the 
introduction of ionic impurities at the graphene-dielectric interface can be minimized. Prior to 
transfer from the copper growth substrate, the graphene surface was spin-coated with a layer of 
poly(methyl methacrylate) (PMMA) which provides mechanical support to the graphene 
throughout the transfer process. Next, the opposite side of the copper foil is adhered over a small 
(1-2 cm) window cut in the center of a piece of polyimide tape (3M #5413). The exposed copper 
is then chemically etched in ammonium persulfate (Transene APS-100), yielding a thin 
PMMA/graphene membrane suspended across the window. The sample is subsequently rinsed in 
 
Figure 2.7. Process flow of dry-transfer procedure for CVD graphene.  
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deionized (DI) water, followed by isopropanol and gently dried in a stream of nitrogen gas to 
prevent liquid from drying on the graphene’s surface. Finally, the graphene is transferred under 
dry conditions onto the target substrate and subsequently freed from the tape support.  
Raman spectroscopy is used to compare the doping levels introduced into CVD graphene 
by various transfer methods. Figure 2.8 shows Raman maps of the G peak position, which is 
strongly correlated to doping levels in graphene,68, 69 of large-grain CVD graphene transferred 
onto Si/SiO2 substrates utilizing both the standard wet- and dry- transfer procedures. Both 
samples were processed using equivalent Cu etchant (ammonium persulfate), and prior to Raman 
spectroscopy measurements both samples were annealed for 15 min at 350 °C in vacuum  
(~6x10-5 mTorr) to remove PMMA residue. Over the area scanned, graphene processed using the 
wet-transfer procedure exhibits a larger upshift and broader range in G peak position (1602.5 -
1613.5 cm-1) than equivalent graphene transferred with the dry-transfer procedure (1597.5 – 
 
Figure 2.8. Raman maps of G-mode position of large-grain CVD graphene transferred using various 
methods onto Si substrates with 300 nm SiO2. Samples were transferred using (left) standard, wet-
transfer and (right) novel, dry-transfer procedures. Raman maps were performed over 10 µm x 10 µm 




1601.5 cm-1). These results indicate that the dry-transfer procedure developed introduces fewer 
chemical dopants to the CVD graphene with a more spatially uniform distribution than the 
typically employed wet-transfer procedure.  
 
 
2.3.3 Substrate-Induced Disorder 
 
Finally, to minimize substrate-induced disorder, CVD graphene devices were transferred 
onto hexagonal boron nitride, hBN, dielectrics. hBN is insulating isomorph of graphene, 
 
Figure 2.9 (a) Model of atomic structure of hexagonal boron nitride (hBN), consisting of a one-
dimensional hexagonal lattice of alternating boron (red) and nitrogen (black) atoms. (b) Optical 
micrograph of an exfoliated hBN flake on a silicon substrate with 300 nm thermal SiO2. Map of 
potential disorder fluctuations in exfoliated graphene samples on SiO2 (c) and hBN (d) substrates as 
measured by scanning tunneling microscopy (STM). [Figure (a) adapted from I. Meric et al. IEDM, 
2010. (b) adapted from C.R. Dean et al. Nat. Nanotech., 2010. (c) and (d) adapted from J. Xue et al. 
Nat. Mater., 2011.]  
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consisting of alternating boron and nitrogen atoms arranged in a hexagonal lattice, as shown in 
Figure 2.9a. Similar to graphene, hBN is a layered, one-dimensional material, with crystals of 
various thickness producible by mechanical exfoliation from bulk,18 as shown in Figure 2.9b. 
When used as a dielectric for graphene-based devices, hBN has been demonstrated to reduces 
substrate induced scattering in graphene in comparison with SiO2, as demonstrated by both 
electronic transport measurements18 and scanning tunneling microscopy (STM) measurements71 
(see Fig. 2.9c,d).  
Furthermore, the dry-transfer process employed in this work, as described in Section 
2.3.2, is also compatible with an aligned transfer procedure used to transfer single-crystals of 
large-grain CVD graphene onto pre-selected flakes hBN exfoliated onto silicon substrates with 
285 nm of thermally grown SiO2. Figure 2.10 shows a diagram of the aligned transfer process. 
The CVD graphene coated in PMMA is suspended across a window cut in polyimide tape 
 
Figure 2.10. Aligned transfer procedure utilized to transfer large-grain graphene crystal onto exfoliated 
flakes of hBN, following copper etching procedures as outlined in Fig. 2.7.  
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following the procedures outlined for the dry-transfer method (see Fig. 2.7). Next, the PMMA 
surface of the suspended graphene/PMMA membrane is applied over a hole cut in a glass slide, 
and the tape support is cut free and removed. The slide is then inserted into a micropositioner 
stage, aligned over an exfoliated hBN flake under a microscope, and brought into contact with 
the hBN flake. The sample is heated at 180 °C for 10 minutes prior to removing the PMMA in 







2.4 Characterization of Graphene 
 
The intrinsic quality of CVD graphene was probed with electronic transport, 
magnetotransport, and mechanical indentations measurements. For the purposes of electronic 
transport and magnetotranport characterization, six-terminal Hall bar devices were fabricated 
from graphene transferred onto silicon substrates with both 285 nm thermally grown oxide and 
285 nm thermally grown oxide with exfoliated flakes of hBN. Figure 2.11a shows an optical 
micrograph of a large-grain graphene crystal transferred onto an hBN flake that was first 
mechanically exfoliated onto a Si/SiO2 substrate. Following transfer, the graphene samples were 
patterned into Hall bars with nominal channel widths of 1 µm and lengths of 1.5 µm, as 
measured from the center of the voltage probes, using electron-beam lithography (EBL) and 
oxygen plasma etching. Subsequent EBL and physical vapor deposition processes were used to 
pattern and deposit Cr/Pd/Au electrodes to contact the graphene structures. Figure 2.11b shows 
an optical micrograph of a typical CVD graphene device with Hall bar geometry fabricated on an 
hBN flake.  
	  
Figure 2.11. (a) Optical micrograph of a large-grain CVD graphene crystal transferred onto an h-BN 
flake. (b) Optical micrograph of a completed Hall bar device fabricated on an hBN substrate. (c) AFM 
image of a completed Hall bar fabricated from large-grain CVD graphene transferred onto h-BN. The 
graphene Hall bar is apparent in the center of the image, and metal electrodes contacting the graphene 
are visible near the edges of the AFM image. 
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Prior to measurement, samples were annealed in a tube furnace under a forming gas 
background for 4.5 hours at 345 °C to remove resist residue. Completed Hall bar devices were 
measured with atomic force microscopy (AFM) using silicon cantilevers operated in non-contact 
mode to verify device dimensions and confirm the absence of contamination or structural defects 
in the graphene. Figure 2.11c shows an AFM image of a completed Hall bar device fabricated 
from large-grain CVD graphene transferred onto hBN. 
 
 
2.4.1 Electronic Transport 
 
Sample resistivity was measured using four-terminal geometry and standard lock-in 
techniques on a Stanford Research Systems model SR830 lock-in amplifier at 1.6 K; 
measurements were taken in both liquid 4He cryostats with sample in He vapor and a continuous 
flow cryostat with sample in vacuum. The conductive silicon wafer was used as the back gate for 
all devices. 
Figure 2.12 shows representative resistivity, ρ, data as a function of gate voltage, Vg, 
taken at 1.6 K for multiple devices fabricated from each CVD graphene grain size and dielectric 
configuration. Several parameters can be extracted from the resistivity data as indications of 
sample quality to provide a quantitative measure of the intrinsic doping level, level of disorder 
present in the system, and carrier mobility. The observed position of the resistivity peak with 
respect to gate voltage, Vo, provides an indication of the intrinsic doping levels,72, 73 as the 
position of Vo, corresponding to the charge neutrality point (CNP) or the so-called Dirac point, 
can be correlated to sheet carrier density, n, as n = Cg(Vg-Vo)/e), where Cg is the gate 
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capacitance, e is the elementary charge. Additionally, the disorder present in the system can be 
characterized by the full width at half maximum of the resistivity peak with respect to carrier 
density, ΔWDirac, which places an upper bound on the carrier density fluctuations owing to 
disorder;2, 74 smaller values of ΔWDirac indicate lower disorder. Finally, the density-dependent 
field-effect mobility, µFE, can be computed directly from the conductivity, σ, data (where σ = ρ
-1) 
using the Drude formula (σ = neµFE), as µFE = (1/Cg)dσ/dVg.
24, 75 Because µFE can vary strongly 
with carrier density, three more physically meaningful parameters can be obtained by fitting the 
 
Figure 2.12. Resistivity, ρ, data plotted as a function of gate voltage, Vg, for multiple devices of each 
combination of CVD graphene grain size and dielectric material. Data is presented for three devices of 
each of the following configurations: (top left) small-grain graphene on SiO2, (top right) small-grain 
graphene on hBN, (bottom left) large-grain graphene on SiO2, and (bottom right) large-grain graphene 
on hBN. Data taken at 1.6 K.  
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conductivity curves to a self-consistent Boltzmann model for diffusive transport,76  σ-1 = (neµc + 
σo)-1 + ρs. In this model, µc is the density-independent mobility attributed to long-range, charged-
impurity Coulomb scattering; ρs is a constant contribution to resistivity from short-range 
scattering; and σo is the residual conductivity at the Dirac point. For uniformity of comparison, 
values of µFE and µc corresponding to positive charge carriers will always presented, unless 
otherwise specified. It is pertinent to note that because all samples were verified to be 
structurally similar by AFM (for example, see Fig. 2.11c), differences observed in electronic 
transport characteristics can be attributed to differences in disorder primarily related to the 
controlled variables of grain structure, chemical contamination, and dielectric material.  
Comparing the data presented in Figure 2.12 on the merits of Vo, ΔWDirac, and µc, 
indicates progressively increasing quality with larger grain size and higher quality dielectric. On 
SiO2  (Fig. 2.12a), all small-grain samples show broad resistivity peaks with a high degree of 
asymmetry between positive and negative charge carriers and a CNP strongly shifted from Vg = 
0V, indicative of a high degree of disorder and charged impurity doping in the system. Indeed, 
this high degree of disorder is confirmed by low values of extracted mobility for these samples; 
µc ranges between 1,200-2,300 cm2V-1s-1, comparable to values reported previously for CVD 
graphene grown with similar grain structure.1-3, 5-6 When moved to hBN dielectrics (Fig. 12.12b), 
small-grain graphene shows extreme variability: some samples display broad, asymmetric 
resistivity peaks, indicative of a high degree of disorder, while others show very narrow peaks, 
indicative of samples with a low degree of disorder and high carrier mobility. The similarity 
between device and grain dimensions in small-grain CVD samples (see Fig. 2.4b and Fig. 2.11b) 
enables vastly different grain structures and grain boundary densities (ranging from a complete 
absence to multiple grain boundaries) to be contained within the active channels of fabricated 
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devices, which may account for the high sample-to-sample variability experimentally observed 
in electronic characteristics. Indeed, TEM work has shown a significant increase in the density of 
adsorbed impurities at grain boundaries in CVD graphene,60 and STM measurements have 
demonstrated an increase in charge density at graphitic grain boundaries due charge transfer 
between defects and the surrounding lattice.77 In addition, density functional theory calculations 
predict that geometry can significantly vary the effect of grain boundaries to charge carriers from 
highly transparent to perfectly reflective,78 indicating that transport across grain boundaries is not 
necessarily dominated by inelastic scattering mechanisms. However, regardless of the cause, the 
extreme sample-to-sample variability in electronic transport properties makes small-grain CVD 
graphene unsuitable for practical device applications. 
In contrast, large-grain samples show significantly improved electronic performance in 
comparison to their small-grain counterparts fabricated on equivalent dielectric. All large-grain 
graphene samples on SiO2 (Fig. 2.12c) show narrow, symmetric Dirac peaks, with ΔWDirac < 
3x1011 cm-2 and Vo < 5V, indicative of low levels of disorder and static doping from charged 
impurities.2, 72, 73, 76 All samples display values of µc ranging between 17,000– 25,000 cm2V-1s-1, 
not only higher than the best reported values for CVD graphene on SiO2,17 but more significantly 
equivalent to the best reported values for exfoliated graphene on SiO2.24, 75 Likewise, when 
moved to hBN, large-grain graphene samples (Fig. 2.12d) demonstrate reduction in disorder, 
with values as low as V0 ~ 0.8 V and ΔWCNP ~ 8x10-10 cm-2; both measures confirm that large-
grain CVD graphene samples on hBN possess low concentrations of dopants and charged 
impurities,2, 72, 73, 76 and they are consistent with typical values reported for exfoliated graphene 
on hBN.18 Samples demonstrate µc ranging between 27,000 – 45,000 cm2V-1s-1, comparable to 
values observed for exfoliated graphene on hBN.18 (For comparison, see Figure 2.13, which plots 
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values of µc measured at 1.6 K for multiple exfoliated graphene samples on hBN using 
equivalent fabrication procedures. Mobility values range between 16,100 – 60,000 cm2V-1s-1. 
All of the large-grain samples measured show uniformly outstanding performance that is 
indistinguishable from that of exfoliated graphene by all of the measures discussed above. All of 
these metrics demonstrate that large-grain CVD graphene is capable of achieving repeatable 
electronic properties equivalent to those of exfoliated graphene, essential to device applications. 
Furthermore, the systematic shift towards higher mobility in devices on hBN is of particular 
significance, as it indicates that the dominant scattering mechanism for SiO2 supported large-
grain CVD graphene devices is disorder originating from the substrate, rather than from the 
crystallographic structure or from process-related contamination. 
It is also significant to note that every sample, regardless of substrate, shows a dopant 
concentration between 1.2x1010 - 1.6x1012 cm-2, lower than values previously reported for CVD 
graphene processed by either wet-transfer15, 79 or dry-transfer63, 64 methods. This is indicative that 
the dry-transfer procedure employed for the fabrication of these samples successfully reduces the 
 
Figure 2.13. Histogram of all values of density-independent mobility, µc, measured for exfoliated 




introduction of charged dopants compared to other techniques. Moreover, a majority of devices 
fabricated on hBN show doping levels below 6x1010  cm-2, demonstrating that the procedure is 
capable of achieving extremely low levels of charged impurity contamination. For comparative 
purposes, extracted device characteristics are presented in Table 2.1 for all devices measured.  
 
 
Table 2.1. Pertinent parameters extracted from electronic transport data. Values are presented for all 















µFE (Low Density) 
(cm2V-1s-1) 
µFE (High Density) 
(cm2V-1s-1) 
Small SiO2 22.3 31.8 3.5 920 1200 1600 800 
Small SiO2 17.0 23.0 6.8 120 1900 3200 2000 
Small SiO2 21.4 35.1 9.4 170 2300 3400 2000 
                  
Small hBN 1.7 2.9 1.5 580 900 1450 1000 
Small hBN 1.8 8.4 1.5 1620 1300 1000 800 
Small hBN 10.3 5.1 3.5 200 7900 8000 4500 
Small hBN -0.4 1.2 5.0 80 40000 35000 20000 
Small hBN 4.2 1.3 6.8 110 65500 70000 21000 
                  
Large SiO2 4.1 2.7 5.0 50 17200 17000 15000 
Large SiO2 4.0 2.0 5.3 30 18200 23000 19000 
Large SiO2 4.2 2.0 4.0 40 24500 27000 24000 
                  
Large hBN -0.2 0.8 3.0 20 27200 32000 25000 
Large hBN 13.7 1.7 3.9 20 31700 26000 24000 




Because the devices fabricated from large-grain CVD graphene processed using the dry-
transfer method demonstrates significantly improved electronic performance in comparison with 
previously reported devices fabricated from CVD graphene, the best large-grain sample 
fabricated on hBN warrants further examination in closer detail. Figure 2.14a shows the 
resistivity as a function of gate voltage, Vg, for a large-grain device on hBN. Several features 
immediately distinguish the transport characteristics of this device from those of previously 
reported CVD-grown graphene.11, 15-18, 61, 79 The sample exhibits a narrow resistivity peak (full 
width at half maximum ~1.5 V corresponding to ΔWCNP ~ 8x10-10 cm-2) with the CNP near Vg = 
0 (V0 ~0.8V); both measures confirm that our large-grain CVD graphene samples on hBN 
possess low concentrations of dopants and charged impurities,2, 72, 73, 76 and they are consistent 
with typical values reported for exfoliated graphene on hBN.18 In addition, the sample shows low 
resistivity (~120 Ω/□) at high carrier density. These features indicate a lack of disorder and static 
doping from charged impurities.2, 72, 73, 76 Figure 2.14b shows the conductivity as a function of 
carrier density, n. The conductivity is remarkably linear in n, with identical slopes for both 
positive and negative carriers. Figure 2.14c shows the density-dependent field-effect mobility, 
 
Figure 2.14. Electronic transport data for a large-grain CVD graphene device fabricated on an hBN 
dielectric. Plot of (a) resistivity as a function of gate voltage and (b) conductivity as a function of 
carrier density. Conductivity data is plotted in red, with a fit to the data by a Boltzmann model for 
diffusive transport plotted in black. (c) Plot of field-effect mobility as a function of carrier density. 
Electronic transport data taken at 1.6 K. 
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µFE, Remarkably, µFE ranges between ~30,000  cm2V-1s-1 at high density to greater than 50,000 
cm2V-1s-1 at densities less than 5x1011 cm-2.  
As shown in Figure 2.14b, this model reproduces the conductivity data well. The 
extracted density-independent mobility for this device is µc = 45,000 cm2V-1s-1. This is the 
highest value of µc for a CVD-grown graphene device reported to date: nearly twice that of the 
best value reported on SiO217 and 20% larger than the only reported measurement of CVD 
graphene on hBN, which was fabricated from small-grain graphene.79 More importantly, this 
mobility is comparable to values observed for exfoliated graphene on hBN.18 
Figure 2.14b reveals that large-grain CVD-derived graphene can actually exceed the 
performance of exfoliated graphene by one measure: namely, the conductivity curve is 
remarkably linear in comparison to those reported for exfoliated devices of similar mobility, 
leading to a correspondingly small value of ρs.18, 72 In the simplest interpretation, this difference 
implies that large-grain CVD graphene possesses fewer sources of short-range disorder than 
exfoliated graphene does. We note, however, that the origin of such short-range scattering in 
exfoliated devices remains unclear. For example, competing models attribute the sublinear shape 
of the conductivity curve typically observed in samples exhibiting similarly high mobility to 
different mechanisms, such as resonant scattering80 and spatial correlations in charged 
impurities.81 A more complete analysis of the structural differences between exfoliated and 
large-grain CVD graphene may help discriminate among these possible scattering mechanisms. 
However, regardless of the scattering mechanism, these results suggests that potential of CVD 
graphene may achieve high-density conductivity exceeding that of exfoliated graphene, which 






Magnetotransport measurements provide a further confirmation of sample quality. In the 
presence of a magnetic field, graphene’s linear density of states becomes quantized to finite 
energy levels, as shown in the schematic in Figures 2.15a,b. The presence of disorder in real 
samples has the effect of broadening these finite energy levels (see Fig. 2.15b). The typical linear 
relationship between Hall resistance, Rxy, and longitudinal resistance, Rxx, as a function of carrier 
density observed in the absence of a magnetic field develops plateaux in Rxy and minima in Rxx 
in the presence of a magnetic field at discrete energy levels corresponding to gaps in the density 
of states, as shown in Figure 2.16. The anomalous quantum Hall effect (QHE) in graphene, in 
which QHE plateaux appear at a filling factor sequence of ν = ±4(n + ½) where n is the Landau 
level (LL) index n = 0, 1, 2, …. (filling factor sequence of ν = ±2, 6, 10, …), results from four-
fold degenerate Landau levels (reflecting two spin and two valley degrees of freedom) and the 
offset from zero in QHE states results from a non-zero Berry phase of Dirac fermions in the 
	  
Figure 2.15. Schematic representation of the density of states plotted as a function of energy for 
graphene (a) in the absence of a magnetic field, (b) in the presence of a magnetic field, and (c) in the 




presence of a magnetic field.75, 82 However, higher magnetic fields and reduced disorder in 
samples (corresponding to higher carrier mobility) both result in broader separation in quantized 
energy states; at sufficiently high magnetic fields and low levels of sample disorder, lifting of the 
four-fold degeneracy is observed and QHE plateaux appear at all integer filling factors of ν = ±1, 
2, 3, … , corresponding to a complete sequence of broken-symmetry Landau levels. 
 
 
Figure 2.16. (a) Schematic of measurement scheme for a graphene Hall bar. A constant current is 
sourced along the length of the Hall bar. Longitudinal voltage, Vxx, and Hall voltage, Vxy, are 
measured. (b) Typical magnetotransport data for monolayer graphene in a transverse magnetic field, 
with longitudinal resistivity, ρxx, (left axis) and Hall conductivity, σxy, (right axis) plotted as a function 
of carrier density, n. (c) Schematic diagrams of energy level vs. density of states for graphene in a 
magnetic field (accounting for disorder broadening of the quantized energy levels). Increasing the 
device gate voltage, Vg, results in increasing both n and the Fermi level, Ef, of the graphene sheet. 
Plateaux in the Hall conductivity (b) occur at carrier densities that correspond to the Fermi level 




Because the observable QHE states are related to the applied magnetic field and sample 
mobility, magnetotransport measurements can be used to assess quality and disorder levels in 
graphene samples. Figure 2.17 shows low-temperature magnetotransport data taken for graphene 
samples with mobility values of ~20,000 cm2V-1s-1 and ~60,000 cm2V-1s-1. In the former sample, 
we see QHE plateux in Rxy corresponding to four-fold degenerate Landau levels at ν = 2, 6, 10, 
… Furthermore, Shubnikov-de Haas (SdH) oscillations are observed at magnetic fields greater 
 
Figure 2.17. Low-temperature, magnetotransport data taken for two typical graphene samples of 
different carrier mobilities, one with a lower carrier mobility (~20,000 cm2V-1s-1) and the other with a 
higher carrier mobility (~60,000 cm2V-1s-1). (a),(b) Quantum Hall (QH) plateaus in Hall resistance, 
Rxy, and minima in longitudinal resistance, Rxx, appear (a) at a filling factor sequence of of ν = 
2,6,10,… for the lower mobility sample but are apparent (b) at all integer values of ν ranging between 
1-15 for the higher mobility sample. (c),(d) The onset of Shubnikov-de Haas oscillations are observed 
(c) at magnetic fields above 1 T for the lower mobility sample and (d) at ~0.4 T for the higher mobility 
sample. All data measured at ~2 K. [Figures (a) and (c) adapted from Y. Zhang et al. Nature, 2005. 
Figures (b) and (d) adapted from C.R. Dean et al. Nat. Nanotech., 2010.] 
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than 1 T. However, in the latter sample, a breaking of the four-fold degeneracy is observed and 
QHE plateaux in Rxy and minima in Rxx are observed for all integer values of ν ranging between 
1-15. Additionally, the onset of SdH oscillations occur at a significantly lower magnetic field of 
~0.4 T. From this comparison, it is apparent that magentotransport measurements can function as 
a valuable tool in determining the amount of disorder present in graphene, specifically by the 
number of QHE states that are observable in magnetoresistance data and the magnetic field at 
which SdH oscillations onset.  
Figure 2.18 a shows a Landau fan diagram for a large-grain graphene sample fabricated 
on an hBN dielectric (µc = 45,000 cm2V-1s-1, shown in Fig. 2.14) with Rxx plotted as a function of 
magnetic field, B, and gate voltage, Vg. QHE minima, corresponding to filling factor, ν, appear 
as stripes fanning out from B = 0 T. Fully quantized QHE plateaus appear at magnetic fields 
below 2 T, and symmetry breaking of the four-fold Landau level degeneracy is seen below 5 T. 
Figure 2.18 (b) shows clear signatures of all quantum Hall states at filling fractions 1 through 8 
at B = 9 T; the onset of SdH oscillations for this sample is observed at fields below 400 mT, as 
 
Figure 2.18. (a) Landau fan diagram of longitudinal resistance, Rxx, as a function of gate voltage, Vg, 
and magnetic field, B. (b) Corresponding plot of longitudinal resistance, Rxx, measured on left axis and 
Hall resistance, Rxy, measured on right axis as a function of Vg taken at a fixed magnetic field of 9 T. 
Inset of (b) plots Rxx as a function of B at a fixed carrier density of -4 x 1011 cm-2. Magnetotransport 
data taken at 1.6 K. 
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shown in the figure’s inset. Such characteristics of magnetotransport have previously only been 
reported for exfoliated samples with similar mobilities (see for example C.R. Dean et al. Nature 
Nanotechnology, 2010), and thus further confirm that the sample mobility is as high as extracted 
from electronic transport measurements. 
 
 
2.4.3 Mechanical Indentation 
 
The mechanical properties of the CVD graphene used in this work were also 
characterized in related research (G.H. Lee et al. Science 2013). Exfoliated and CVD graphene 
samples were transferred over holes (1 µm and 1.5 µm in diameter) etched in a Si/SiO2 substrate. 
Standard nanoindentation methods for suspended graphene membranes28 were implemented to 
generate force-displacement curves, and breaking strength of the graphene was calculated from 
the measured fracture load using a multiscale density functional theory model. The mechanical 
breaking strength of large-grain graphene was determined to be equivalent to that of exfoliated 
graphene (34.5 N/m, 108 GPa expressed as a three dimensional value) and small-grain graphene 
showed only a slight reduction in strength (33 N/m or 98.5 GPa).83 These results indicate that the 
strength of grain boundaries is only slightly less than that of the bulk graphene crystal, and that 
CVD graphene can be fabricated free of lattice defects which affect its mechanical strength.84 
These results indicate that large-area graphene can be synthesized by CVD and transferred to 
arbitrary substrates while maintaining not only outstanding electronic but also mechanical 









Figure 2.19. (a) Atomic force microscopy (AFM) image of graphene suspended over circular pits of 1 
µm and 1.5 µm diameter etched into in a Si/SiO2 substrate. (b) Schematic of an AFM tip indenting a 
suspended graphene membrane. Measured facture load from indentations tests for suspended 
membranes fabricated from (c) exfoliated, (d) small-grain CVD, and (e) large-grain CVD graphene. 
[Figures adapted from G.H. Lee et al. Science, 2013.]  
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2.5 Chapter Conclusions 
 
 
2.5.1 Summary of Work 
 
This chapter identifies the predominant sources of disorder typically present in CVD 
graphene and primarily responsible for degrading its electronic properties, consisting of both 
intrinsic disorder, grain-boundary scattering, and extrinsic disorder, transfer-induced 
contamination and substrate-induced scattering. Electronic characterization of CVD graphene 
samples fabricated with varying degrees of intrinsic and extrinsic disorder demonstrates that by 
eliminating the presence of grain boundaries, minimizing transfer related contamination, and 
utilizing dielectrics which minimize disorder, large-area CVD graphene can be both grown and 
transferred onto arbitrary substrates for device processing while retaining not only equivalent 
electronic but also mechanical properties to exfoliated graphene. Furthermore, high sample-to-
sample uniformity in electronic performance is achievable, essential to device applications.  
These results are the first demonstration that CVD graphene can achieve repeatable 
electronic performance comparable to that of exfoliated graphene, by multiple measures. As 
such, it sets the stage for utilizing CVD graphene both for fundamental studies and for high 
performance graphene-based technologies. In particular, these results demonstrate the potential 
for CVD graphene to be an optimal material for use in high-performance flexible electronics, 





2.5.2 Future Improvements 
 
While the work presented in this chapter demonstrates the intrinsic crystallographic 
structure and electronic properties of CVD-derived graphene to be equivalent to those of 
exfoliated graphene, it is currently challenging to fabricate high-quality, planar devices from 
CVD graphene with dimensions greater than ~10 µm. Although CVD growth on copper foils has 
the benefit of utilizing low-cost growth substrates which can easily be separated from the 
graphene film in weak acids, suitable copper growth substrates tend to be highly non-planar, as 
shown in Figures 2.20a-d; copper foil surfaces typically have a root mean square roughness, 
RRMS, on the order of 500 nm (see Fig. 2.20b). The overlying synthesized graphene will mirror 
the structure of the underlying growth substrate. When transferred onto a highly planar substrate, 
such as hBN, the intrinsically rough structure of the as-grown graphene will collapse to conform 
to the underlying substrate leaving bubbles and wrinkles in the transferred film, apparent in 
Figures 2.20e,f. These structural defects both disrupt the electronic properties of graphene over 
large areas,85 as well as prevent the fabrication of complex planar layered structures with high-
quality graphene-dielectric interfaces. Improvements to graphene transfer methods which enable 
the transfer of large-area films of CVD graphene entirely free of defects will be essential to 
realizing commercially-scalable technologies from CVD grpahene. 
In order to achieve planar films of transferred graphene and dielectrics, it is essential to 
first achieve their synthesis on planar growth substrates. Figure 2.21 shows that while more 
planar copper growth surfaces can be produced, such as by polishing copper substrates or 
electroplating copper films on silicon wafers, these surfaces are thermally unstable at typical 
CVD process temperatures (~1000 °C) and roughen during graphene synthesis; typical surface 
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roughness values of electroplated Cu films are RRMS ~ 3.5 nm prior to CVD growth but RRMS ~ 
75 nm after growth (see Figs. 2.21b,d). Efforts to reduce temperature and increase pressure in 
CVD synthesis processes to increase the stability of planar copper surfaces have typically 
resulted in CVD graphene with a defective structure and low carrier mobility (below 1,000 
cm2V-1s-1).62 However, recent work has demonstrated that thin films of Cu(111) epitaxially 
 
Figure 2.20. (a) Optical micrograph (20x magnification) and (b) phase-shifting optical interferometry 
image of CVD graphene as grown on copper foil. Root mean square roughness of the growth substrate 
is RRMS ~ 450 nm. (c),(d) Atomic force microscope (AFM) images of graphene as-grown on copper 
foil. The image in (c) shows a wrinkle in the graphene film prior to transfer from the growth substrate, 
attributed to mismatch in the thermal coefficients of expansion of graphene and the underlying copper. 
(e),(f) AFM images of a large-grain graphene crystal transferred onto a silicon substrate with 300 nm 
SiO2 (upper left) supporting an exfoliated flake of hBN (lower right). The star-shaped, large-grain 
CVD graphene crystal is seen to overlap both regions of the substrate. On the hBN surface, the 
graphene is seen to form wrinkles and bubbles in order to conform to the highly planar surface.   
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grown on sapphire wafers are thermally stable up to 1000 °C,86, 87 and utilizing liquid 
hydrocarbons, such as methanol, ethanol, or propanol, in place of methane as the carbon 
feedstock during CVD processing has allowed for graphene synthesis at temperatures as low as 
850 C.88 Further improvements to CVD synthesis processes that enable graphene growth on 
highly planar substrates are critical for successful integration of CVD graphene onto equally 
planar process substrates.  
The results presented in this chapter also motivate the growing need for complimentary 
technological advancements. Developing scalable methods to grow high-quality dielectrics is 
essential to the ultimate performance of large-area graphene devices. While graphene produced 
 
Figure 2.21. (a) Optical micrograph (100x magnification) and (b) vertical scanning optical 
interferometry image of 20 µm thick Cu electroplated on a Si substrate. (c) Optical micrograph (100x 
magnification) and (d) phase shifting optical interferometry image of the same Cu substrate after CVD 
synthesis of graphene. Significant roughening of the Cu surface occurs from thermal exposure during 
the CVD process. Interferometry scans are performed over areas of (b) 94 µm x 125 µm and (d) 466 
µm x 621 µm. 
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by mechanical exfoliation can yield highly planar, stacked structures in conjunction with hBN 
dielectrics, dimensional limitations of exfoliated graphene and hBN crystals in turn ultimately 
limit achievable device dimensions. The development of synthesis techniques to produce large-
area films of high-quality hBN is essential to enable large-scale production of stacked 
graphene/hBN structures. While synthesis methods have been demonstrated to produce films of 
hBN ranging between 1.3 to 50 nm thick,89, 90 improvement to both the growth and transfer 
methods are required to produce films with dielectric properties requisite for high-performance 
layered devices. As with CVD graphene films, the ability to grow hBN films with large grain 
sizes and transfer the films with highly planar topography is essential to allow for high-quality 
layered devices. Minimizing grain boundary density in CVD hBN films will minimize the 
presence of trapped charges that are more likely to adsorb at chemically active grain boundaries. 
Furthermore, developing improved methods to transfer planar films free of transfer-induced 
structural defects is essential to producing high-quality graphene-dielectric interfaces. 
Successful fabrication of large-area, layered films of graphene and hBN entirely free of 
structural defects and with minimal chemical contamination at graphene-dielectric interfaces will 
benefit greatly from direct epitaxial growth of alternating graphene and hBN layers on the same 
substrate. Although research in this field is currently at a nascent phase,91 the motivation is great: 
achieving large-area, layered films of graphene and hBN with pristine graphene-dielectric 
interfaces is paramount to enable the scalable fabrication of novel graphene-based electronics 













from CVD Graphene 
“Flexibility has become a modern day value that 




3.1 Flexible Radio-Frequency Field-Effect Transistors (RF-FETs) 
 and the Potential for Graphene 
 
In the Chapter 2, it was demonstrated that CVD synthesis results in large-area graphene 
of known monolayer thickness, which can be grown using commercially scalable processes13 and 
subsequently transferred onto arbitrary substrates while retaining equivalent electronic and 
mechanical properties to exfoliated graphene.92 The implications of this accomplishment for 
versatility of device fabrication should not be overlooked. Because mechanical exfoliation 
produces graphene of arbitrary thickness, graphene devices traditionally have been confined to Si 
substrates with 300 nm SiO2,24 a substrate typically required for rapid optical identification and 
isolation of monolayer-thickness exfoliated crystals.37 While devices fabricated on rigid 
substrates required for optical identification have utilized graphene’s unique electronic 
properties,25 they have not taken full advantage of it’s exceptional mechanical properties, such as 
it’s high fracture strain limit.8 Because CVD graphene enables the application of high-quality 
monolayer graphene onto any surface, graphene devices can finally be fabricated on surfaces on 
which graphene is not visible. In particular, transfer onto transparent polymer substrates allows 
for the fabrication of graphene-based flexible electronics, which can take full advantage of both 
the exceptional electronic and mechanical properties of graphene. 
The field of flexible electronics has been active for more than 15 years, driven by the 
desire for low-cost, large-area, pliable electronics for such applications as e-paper, flexible 
displays, chemical and biological sensors, and smart tags.93, 94 The electronic materials used in 
these cases have largely been polymers and small-molecule organic films because of the desire to 
exploit large-area, low-cost fabrication approaches, such as roll-to-roll dry95 or inkjet printing.96 
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The resulting electronic device performance, however, has been relatively poor, with inherent 
low-field mobilities typically less than 1 cm2 V-1s-1 and mobilities in integrated devices typically 
below 0.05 cm2 V-1s-1.93, 95, 96 Both reliability and low-voltage operation have been challenging. 
In addition, it is important for any proposed flexible technology to maintain uniform electronic 
properties over a wide range of strain.  
The desire to integrate wireless communications into flexible electronics requires field-
effect transistors (FETs) that both demonstrate unity power gain cut-off frequencies, fmax, in the 
gigahertz frequency range and can withstand high levels of strain. Figure 3.1 shows flexible 
device concepts, including examples of flexible, conformal, and wearable electronics, that all 
require high flexibility and wireless communication integration. The desire to improve the 
performance of these devices has led to growing efforts to transfer wires, ribbons, and 
membranes of traditional semiconducting materials to flexible substrates. Materials such as 
silicon nanomembranes (SiNMs),97-100 III-V metal-oxide-semiconductor thin-films19 and 
nanowires,101 indium-gallium-zinc-oxide,102 and AlGaN/GaN heterostructures103 have been 
investigated, as have carbon nanotubes (CNTs),104-107 and graphene.108, 109 
 
Figure 3.1. Concepts of flexible devices include flexible, conformal, and wearable electronics. 
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However, enhancements to electronic performance have been achieved at the expense of 
device flexibility; prior to this research, no flexible technology has achieved both unity-current-
gain frequencies, fT, and unity-power-gain frequencies, fmax, in the GHz regime at strains above 
0.25%. CNT devices have demonstrated fT performance approaching 1 GHz at 1% strain for 0.8-
mm channel lengths.104, 105 However, fmax, which is far more important for circuit applications, is 
not reported. In fact, fmax is expected to be substantially less than fT, following similar trends for 
field-effect transistors (FETs) based on mats of CNTs on rigid substrates.110 Indeed, prior to this 
work, the highest values of fmax for flexible, radio-frequency FETs (RF-FETs) have been reported 
for SiNMs98 and III-V metal-oxide-semiconductor thin films19 laminated on polymer substrates 
at 12 and 23 GHz (after de-embedding), respectively. However, poor mechanical flexibility in 
FETs based on these bulk semiconductor materials has restricted strain limits to below 
~0.25%.19, 97, 98, 103 More recent research has demonstrated that by pre-straining Si, devices can 
yield gigahertz frequency gain with increased strain limits in tension to 1.08% 111. 
In contrast, graphene is an ideal candidate for use in flexible RF-FETs which require both 
high flexibility and high operating frequencies, because it offers both exceptional electronic 
properties (room temperature mobility in excess of 10,000 cm2 V-1 s-1 and high saturation 
velocity of 3-7 x107 cm s-1)1-7 as well as outstanding mechanical performance (strain limits up to 
25%).8, 9 Indeed, graphene-based FETs (GFETs) fabricated on rigid substrates from exfoliated 
graphene have demonstrated values of fmax of up to 34 GHz even at only modestly scaled channel 
lengths of 600 nm.10 
Methods for producing large-area films of graphene films suitable for flexible electronics 
fabrication include dielectrophoretic deposition of solution-processed graphene108 and large-area 
growth of graphene by chemical vapor deposition (CVD).13 GFETs from solution-processed 
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methods demonstrate fT performance of approximately 2.2 GHz at 170-nm channel length under 
strain up to 0.5%.108 However, poor electrostatics in these devices result in non-saturating 
current-voltage (I – V) characteristics and fmax values of only 550 MHz.108 
In contrast, as demonstrated in the previous chapter, by minimizing intrinsic and extrinsic 
sources of disorder during the synthesis and transfer procedures large-area CVD graphene can be 
synthesized and transferred to arbitrary substrates demonstrating electronic performance 
equivalent to exfoliated graphene crystals.92 Furthermore, related research, has demonstrated that 
these graphene films demonstrate equivalent mechanical properties to exfoliated graphene 
crystals,83 equally important for flexible electronic applications. Indeed, even on flexible 
substrates, GFETs fabricated from CVD graphene exhibit field-effect mobilities up to 4,900 
cm2V-1s-1,112 and maintain stable DC electronic properties at high levels of strain.46, 113-117 The 
enhanced electronic and mechanical properties demonstrated by CVD graphene over solution-
processed graphene suggest that similar improvements to device performance of flexible GFETs 





3.2 Importance of Channel Length Scaling for RF Electronics 
 
The most commonly used figure of merit to quantify the frequency response 
characteristics of RF-FETs is cut-off frequency for unity current gain, fT. A simplified expression 




      (3.1) 




      (3.2) 
In Equation 3.2, Id is the drain current, Vgs is gate-to-source voltage, Vsd is the source-to-drain 
voltage. Cg can further be defined as 
𝐶! = 𝐶!"𝑊𝐿      (3.3) 
where Cox = κ/tox, for which κ and tox are the relative permittivity and thickness of the gate 
dielectric, respectively. (Note that κ is often refereed to as the relative dielectric constant and the 
symbol εox is commonly used in its place.) 




      (3.4) 
From Equation 3.4 it directly follows that improvements to fT can most directly be achieved by 
reducing the channel length of an FET. While modifications which maximize the ratio of gm to 
Cox will also result in improvements to fT, changes to device architecture (such as those which 
affect W, κ, or tox) often have competing effects in the two parameters and thus leave channel 
length scaling as the most direct method to improve fT.118 
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Related to Equation 3.1 is a simplified expression for the cut-off frequency for unity 







    (3.5) 
where Rg is gate resistance and ro is small-signal output resistance. Contact resistance is 
neglected from this model for simplicity, but is a significant higher order contribution.118 
Because fmax exhibits a strong dependence on fT, it will also predominantly scale with channel 
length. However, additional FET parameters such as Rg, ro, and gm are significant to determining 




3.3 Bending, Flexure, and Strain in Flexible Electronics 
 
The desire to integrate electronics onto novel, non-planar, and malleable surfaces has 
motivated the need for flexible devices, which demonstrate uniform electronic properties across 
a wide range of applied strains. Using pliable electronic materials such as semiconducting 
polymers and organic molecules to fabricate thin-film transistors (TFTs) on soft substrates has 
had limited applications due to the low field-effect mobilities.119-121 Enhanced device 
performance has been achieved utilizing thin films of conventional semiconductor materials, 
including crystalline and polycrystalline Si, and III-V semiconductors that offer improved 
electronic properties albeit at the cost of overall device flexibility and thickness scalability.122-124 
Strain on the surface of a material subject to flexural bending decreases linearly with 
substrate thickness; hence, even materials that are brittle in bulk form can be flexed to a degree 
when produced as a thin film. Under pure bending, the strain, ε, at any given point in the 
substrate is a function of both the bending radius, ρ, and the perpendicular distance, z, from the 




       (3.6) 
From this relationship, it is evident that the minimum bending radius that a flexible 
device can be subjected to prior to mechanical failure is limited by both the material’s elastic 
strain limit, as well as by the geometry of the device and substrate. Thus increased device flexure 
can be achieved in two ways: i) by utilizing materials with a high strain limit, and ii) by 
modifications to device design which minimize the distance of the TFT from the neutral axis of 
the substrate. Strategies to minimize this distance include thinning the substrate or moving the 
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device from the substrate surface (where strains reach a maximum) nearer to the neutral axis 
(where strains vanish), for instance by two-sided encapsulation. Although practical design 
requirements may complicate the ability to move the TFT device plane to coincide with the 
neutral axis of the substrate, in principle it is possible to design a highly flexible device out of a 
relatively brittle material. Indeed, TFTs fabricated from crystalline Si on 25 µm thick substrates 
and encapsulated to maintain the device plane within 2 µm of the substrate’s neutral axis have 
achieved bending radii below 400 µm while maintaining tensile strains of less than 0.2% in the 
active devices.125  
However, highly bendable devices are not necessarily equivalent to highly flexible 
devices. In general, device stretchability is also desired in order to enable applications such as 
conformal electronics, surface-mountable smart sensors, or bio-electronics.126, 127 In stretching, it 
is purely the elastic properties of the component materials which determine the strain limits of 
the overall flexible device. While techniques such as pre-straining or texturing materials used in 
the fabrication of flexible TFTs can reduce strain transferred from a deformed substrate to the 
active electronic components,120 the flexibility of a device under stretching is ultimately limited 
by material properties. Design criteria for highly bendable and stretchable electronics thus 
require materials that possess high strain limits and can be processed in thin layers. 
The difference in strain limits between 3D ionically bound semiconductors and 2D 
covalently bound semiconductors can be understood from simple interatomic force models. 
These models calculate the bond strength of covalently bound crystals to be significantly higher 
than those in ionic crystals, translating to typical yield strains in ionic crystals ranging from 7-
18%,128, 129 whereas rupture of covalent bonds occurs at strains typically ranging between 20-
40%, but up to 60% for H-H bonds.130 For example, crystalline Si has a theoretical yield strain of 
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~10%, above which plastic deformation results in irreversible degradation to the lattice. In 
contrast, covalently bonded 2D crystals can show fully elastic behavior up to strains of  ~25-
30%, at which point brittle fracture occurs at the ultimate strain limit of the constituent bonds.9, 
131 Thus, the potential elastic strain limit for 2D crystals is significantly higher than that of bulk 
semiconductors. However, reaching this limit requires minimization of both internal grain 
boundaries and highly strained crystal edges, both of which can initiate fracture at strains 
significantly lower than the bulk.83 Figure 3.2 compares strain limits of various semiconductor 
materials utilized in flexible TFTs, demonstrating that 2D materials have a clear advantage in 
strain limit over conventional, bulk semiconductors (data taken from references8, 9, 131-141). 
Furthermore, the practical channel thickness of a TFT fabricated from a 2D material is 
significantly less than that can be achieved in thin films of bulk semiconductors,122, 124, 133, 142-146 
affording a further advantage for flexible electronics. Thus, 2D materials, such as graphene, 
possess clear advantages, both in material thickness and elastic limit, in comparison with 
 
Figure 3.2. Maximum elastic strain limits of common materials utilized in flexible TFTs, including 
(from left to right) polycrystalline silicon, III-V semiconductors, metal oxides, single-crystal silicon, 
pentacene, carbon nanotubes, semiconducting transition metal dichalcogenides, and graphene. 2D 




traditional semiconductors for the fabrication of flexible electronics that both demonstrate high 
electronic performance as well as high flexibility and stretchability.  
In order to enable highly flexible and stretchable electronics, it is thus important to 
achieve flexible electronics that demonstrate uniform electronic properties over a wide range of 
strain states, rather than a wide range of bending radii. Because strain in devices under bending is 
a function of not only the bending radius of the substrate but also the geometry of the device 
design (i.e. distance of the device from the neutral axis), it is important to understand uniformity 
of electronic properties as a function of strain rather than device curvature. Thus, throughout this 
work, electronic performance of flexible devices will be characterized as a function of strain, 
representing mechanical limits of materials and interfaces in the device. These values allow for 
the development of practical design criteria for determining maximum curvature limits in future 




3.4 Practical Device Straining during Electronic Characterization 
 
For purposes of characterizing the electronic properties of flexible devices while 
simultaneously applying a known strain state, a bending setup was devised directly on the 
surface of a probe station. Deflection under pure bending allows for the application of uniaxial 
strain along a known axis to be imparted into a flexible device. A two-point bending 
configuration was utilized, as the bending fixtures only interact with the edges of the flexible 
substrate, allowing for unrestricted access to the top surface of the flexible substrate and for 
individual devices in this plane to be easily contacted by external probes for electronic 
characterization. By modeling the deflection profile of a substrate of known dimensions under 
two-point bending conditions, the strain in the device plane subsequently can be calculated. 
A two-point bending setup consists of two sliding, pinned end fixtures oriented parallel to 
one another. Figure 3.3 shows a schematic of the two-point bending setup, integrated onto the 
stage of a probe-station, utilized in this work for purposes of simultaneous electronic and 
mechanical characterization of flexible graphene-based electronics. The two-pinned end fixtures 
consist of glass slides: the first affixed to a micromanipulator arm mounted directly on the fixed 
base of the probe station and the second mounted on the probe station’s translation stage. The 
former end fixture is maintained in a fixed position while the latter is moveable by translating the 
stage of the probe station, thus effectively changing the relative distance between the two parallel 
end fixtures. The relative distance between the two end fixtures is measured by recording the 
change in position of the translation stage with a laser micrometer (Keyence IL-065 sensor and 




The bending geometry of the substrate as a function of linear displacement of the sliding 
end fixtures is calculated using Euler-Bernoulli elastica theory assuming frictionless end-
supports,147 as outlined below.  
Starting with a familiar example of a beam of a known width, b, and height, h, under pure 
bending, the bending moment, M, in the beam is given as 
𝑀 = (𝐸𝐼)Κ      (3.7) 
where Κ is the beam curvature, E is Young’s Modulus, and I is the area moment of inertia of the 
beam (𝐼 = !!!!"  for a beam of rectangular cross-section). By simply re-writing equation 3.7 as 
!
!





       (3.9) 
 
Figure 3.3. Schematic of a two-point bending setup integrated into a probe-station, allowing for 
simultaneous electronic and mechanical characterization of flexible electronics. 
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it is apparent from Equation 3.8 that the bending moment of the beam can be expressed as a 
moment per width, M/b. Thus, for simplicity, expressions for bending moment per width will be 
utilized from here on. 
A more pertinent example for flexible electronics is a thin, flexible plate of length, L, and 
thickness, t, under uniaxial bending (assumed about the Z-axis of the substrate). For this 
geometry, the bending moment per width, Mzz, is given as 
𝑀!! = 𝐷Κ!!      (3.10)  
where D is 
𝐷 = !!!
!" !!!!
      (3.11) 
Equation 3.10 differs slightly from Equation 3.8. Specifically, D in the moment equation for a 
plate (Eqn. 3.10) is seen to replace B present in the corresponding expression for a beam (Eqn. 
3.8). The large width-to-thickness ratio of a plate results in suppression of anticlastic bending  
(saddle-shaped bending profile present in narrower structures, such as beams, under equivalent 
bending conditions) accounted for by the additional term (1 - ν2) present in Equation 3.11. 
 For a plate subjected to large-deflections under two-point bending, a force, P, is applied 
along the X-axis to one end of the sliding, pinned end fixtures, causing the plate to buckle and 
bend out of plane in direction of the Y-axis, as shown in Figure 3.10. A coordinate, s, can be 
defined at any point along the length of the surface of the deflected plate. The angle, ϕ, made 
between the tangent to the plate’s surface and the X-axis, can be defined at any point, s, along the 
length of the plate. ϕo is defined as the value of ϕ at s = 0 (at the end of the plate).  
Based on equation 3.10, it is possible to solve for ϕ as a function of s and P, which 
describes the local surface curvature as a function of distance along the deflected plate’s surface 
and the applied bending force. However, it is desired to calculate the strain profile along the 
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surface of a plate deflected in a two-point bending apparatus; thus, an expression is needed 
which describes the plate’s bending profile in Cartesian coordinates as a function of 
displacement of the sliding end fixtures along the X-axis. From empirical observations of the 
buckled geometry, as shown in Figure 3.10, the following three significant details are readily 
apparent. First, ϕ ranges from a maximum value, ϕo, at the end of the plate (s = 0) to a minimum 
value, 0, at the center of the plate (s = L/2). Second, the geometry of the buckled plate is 
symmetric about the apex of curvature (s = L/2). Third, ϕ varies smoothly between ϕ = ϕo at the 
end of the plate and ϕ = 0 at the center of the plate, so ϕ assumes a unique value at every point 
between s = 0 and s = L/2. Thus, for a plate of known length deflected under two-point bending, 
a set of parametric equations can be generated to define the bending profile of the surface of the 
beam in Cartesian coordinates defined as a function of ϕ and ϕo. These equations are provided 
below.  
𝑥 𝜃 = !!! !! 𝐸! 𝜇! − 𝐼! 𝜃, 𝜇! −   
!
! 𝐸! 𝜇! − 𝐼! 𝜃, 𝜇!   (3.12) 











                          (3.14) 
 
Figure 3.4. Schematic of a plate subjected to a large deflection under two-point bending.  
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𝜇! = sin !!!           (3.15) 
E1 and E2 are the complete elliptical integral of the first kind and second kind, respectively, and 
I1 and I2 are the incomplete elliptical integral of the first and second kind, respectively. 
Definitions for E1, E2, I1, and I2 are given below.   




!          (3.16) 
𝐸! 𝑘 =    1− 𝑘! sin! 𝜃
! !
! 𝑑𝜃       (3.17) 




!         (3.18) 
𝐼! 𝜃, 𝜇! =    1− 𝜇!! sin! 𝜃 𝑑𝜃
!
!         (3.19) 
Simply by inputting the plate length, L, and maximum deflection angle, ϕo, into 
Equations 3.12 and 3.13, (X,Y) coordinates corresponding to the deflected profile of the beam 
can be generated for any value of ϕ (which corresponds to a unique position, s, along the length 
of the surface of the plate). Thus, by solving the set of equations for all values of ϕ ranging 
between 0 and ϕo, a complete profile of the bending geometry can be generated in Cartesian 
coordinates corresponding to every point along the length of the beam. The linear deflection, Δ, 
along the X-axis of the sliding end-fixture of the bending apparatus required to generate this 
bending profile can the be solved for as: 
Δ = 2𝐿 1− !! !!!! !!        (3.20) 
Once the profile of the deflected substrate has been solved for, the strain at the center of 
the substrate, where the flexible device to be measured is located, can be solved for. First, the 
curvature, Κ, at the center of the plate must be calculated. This can be accomplished by fitting a 








            (3.21) 
The radius of curvature, ρ, is subsequently solved for as 
𝜌 = !
!
        (3.22) 




        (3.23) 
Note that for a flexible substrate subjected to two-point bending, the maximum tensile 
(compressive) strain in the entire substrate will occur in the geometric center of the substrate’s 
top (bottom) surface. As such, all devices tested in this work will be fabricated in the position 
corresponding to maximum tensile strain when subjected to two-point bending. 
Figure 3.5 shows the evolution of a flexible substrate of typical dimensions utilized for 
device fabrication (L = 20 mm) undergoing large deformation bending as modeled by elastica 
theory, with ϕo ranging from 26° (black) to 130° (orange). The associated strain values 
correspond to the maximum tensile strain at the center of the substrate, calculated for a substrate 
thickness 127 µm (5 mil).  
 
Figure 3.5. Set of curves modeling the bending geometry for a 20 mm long flexible substrate 
undergoing increased flexure under two-point bending as calculated from Euler-Bernoulli elastic 
theory. Maximum tensile strain, located at the apex of curvature, is provided corresponding to a 
substrate thickness of 127 µm (5 mil). 
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3.5 RF Characterization Methods 
  
Radio-frequency (RF) characterization is conducted by measuring S-parameters over a 
predefined frequency range (0.1-20 GHz in this work) on a two-port network analyzer. S-
parameters are determined by measuring the magnitude and phase of the incident, reflected, and 
transmitted voltage signals at each port of the network analyzer, found as 
𝑏!
𝑏!
= 𝑆!! 𝑆!"𝑆!" 𝑆!!
𝑎!
𝑎!                                                (3.24) 
where the a and b terms correspond to the measured magnitude and phase of voltage traveling 
waves. a1 and a2 are incident terms and b1 and b2 are output terms measured at ports 1 and 2, 
respectively. The naming convention for S-parameters is such that the first number in the 
subscript corresponds to the port from where the signal emerges, the second number 
corresponding to the port where the single is measured. 
Current gain in the device under test (DUT) can be determined easily from H-parameters, 
defined in matrix notation as: 
𝑉!
𝐼!
= ℎ!! ℎ!"ℎ!" ℎ!!
𝐼!
𝑉!
    (3.25) 
or equivalently as: 
𝑉! = ℎ!!𝐼! + ℎ!"𝑉!                      (3.26) 
𝐼! = ℎ!"𝐼! + ℎ!!𝑉!                      (3.27) 
 
For the condition where V2 = 0, corresponding to a short circuit at the output port, 




     (3.28) 
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From Equation 3.28, it is apparent that h21 is the short circuit current gain in the DUT, simply the 
ratio of output to input current. 
Similarly, h12 could be determined from Equation 3.26 by maintaining I1 = 0, 
corresponding to an open circuit, and measuring voltages at both the input and output ports. It is 
readily apparent that in order to determine a full set of H-parameters directly from electronic 
measurements, it would be necessary to apply either open or short circuits as part of the 
measurement scheme and measure current and voltage at the two-ports of the network analyzer. 
Because measuring total voltage and current signals directly at the device ports is difficult to 
perform accurately at high frequencies and the active devices being measured may oscillate or 
destruct with the additional connection of shorts and opens, it is impractical to measure H-
parameters directly. As these problems do not arise when measuring S-parameters at high 
frequency (measurement of voltage traveling waves can be conducted accurately and acquiring a 
full set of S-parameters does not require connection of additional loads), it is more practical to 
measure S-parameters directly and then convert to H-, Y-, or Z-parameters for subsequent device 
analyses.  




    (3.29) 
and unilateral power gain, as determined from Mason’s invariant, is determined as 
𝑈 = !!"!!!"
!
! !" !!! !" !!! !!" !!" !" !!"
       (3.30) 




3.6 Flexible RF-FETs from CVD Graphene 
 
 
3.6.1 Flexible Device Fabrication 
 
RF-GFETs were fabricated on flexible substrates using large-grain CVD graphene as the 
active channel material. GFETs were fabricated on 127 µm thick polyethylene naphthalate (PEN) 
substrates (DuPont Teijin Films). PEN was chosen as a substrate because it is a flexible and 
transparent polymer that can be produced with a highly planar surface (surface roughness less 
than 1.5 nm r.m.s.), as seen in Figure 3.6, and it is compatible with standard micro- and nano-
fabrication processes. 
Figure 3.7a,b shows schematics of the GFETs fabricated in this work. A bottom-gated 
device structure is implemented, motivated by previous work demonstrating that bottom-gated 
fabrication of GFETs with a dielectric layer applied over the gate electrode yields higher 
 
Figure 3.6. (a) Optical image of PEN, a flexible and transparent substrate. (b) Optical interferometry 
map of the height profile of PEN. Commercial films can be purchased with highly planar surfaces, 
with typical root mean square roughness, Rq, less than 1.5 nm. 
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performance than top-gated devices which attempt to grow a gate oxide on the graphene 
surface.10, 148 Two-fingered bottom-gates (1nm Ti/30nm Au-Pd alloy) are defined by electron 
beam lithography and lift-off. The contact pad region of the gate is further thickened by 
subsequent patterning and evaporation of Ti/Au (1nm/50nm). A 6-nm gate dielectric of HfO2 is 
conformally grown by atomic layer deposition (ALD) at 150 °C yielding a dielectric constant of 
κ ≈ 13.149  Large, single-crystals of graphene are grown by chemical vapor deposition (CVD) and 
transferred over the gate using the aligned-dry transfer procedure,92 as described in chapter 2. 
Graphene is patterned with a second lithography step and reactive ion etching in an oxygen 
plasma. The devices are completed by evaporating Ti/Pd/Au (1nm/15nm/50nm) source and drain 
electrodes to contact the graphene. Devices are left uncapped. In addition, the thermal limits of 
the polymer substrate (~180 °C) prevent high-temperature thermal annealing processes from 
being used to remove resist residue on the graphene channel. Figure 3.7c shows a scanning 
electron microscope (SEM) image of completed device. GFETs are fabricated with a gate length 
of 500 nm, source-to-drain spacing of 900 nm, and an effective channel width of 30 µm (two 15-
µm wide gates in parallel).  
Figure 3.7. (a) Schematic and (b) cross-sectional schematic of a flexible GFET. (c) Scanning electron 
microscope (SEM) image of a GFET fabricated on PEN, a flexible and transparent substrate, with a 




3.6.2 DC Characterization 
 
All electronic characterization measurements were performed using a two-probe 
configuration with Cascade DCP-150 ground-signal-ground (GSG) probes under ambient 
conditions. DC transport characteristics were measured on an Agilent B1500A semiconductor 
device parameter analyzer. 
The electronic performance of flexible GFETs is first characterized under flat, unstrained 
conditions. DC performance in the linear transport region is shown in Figure 3.8a, where device 
resistance, R, is displayed against gate-to-source voltage, Vgs, taken with fixed source-to-drain 
voltage (Vsd = 10 mV). Low-bias field-effect mobility, µFE, is calculated from  
𝜇!" = 𝐿!!𝑔! 𝑊!!𝐶!"!𝑉!" , where Lch is the channel length, Wch is the channel width, Ctot is 
the total effective gate capacitance per unit area, and gm is the small-signal transconductance, 
defined as 𝜕𝐼! 𝜕𝑉!" !!", where Id is the measured drain current. Ctot is determined by the 
series combination of the electrostatic capacitance, Ce, and the quantum capacitance, Cq. For the 
 
Figure 3.8. (a) Low-field transport characteristics of a flexible GFET with a device channel width of 
30 µm. Device resistance, R, is plotted against gate-to-source voltage, Vgs, at a fixed source-to-drain 
bias of Vsd = 10 mV. (b) Current-voltage (I – V) characteristics plotting drain current, Id, as a function 
of Vsd. I – V curves are taken at fixed Vgs decreasing from 0.25 V (orange) to -1 V (black) in 0.25 V 
steps. Data corresponds to measurements conducted under flat, unstrained conditions. 
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devices presented in this work, Ce ≈ 1700 nF cm-2, based on a parallel plate model. Cq is density 
dependent over the charge carrier density range pertinent to this work (n = 0.5 – 10 x 1012 cm-2), 
but it can be approximated as the mean of Cq values calculated over this carrier density range. 
This approach, shown to be valid for similar devices over an equivalent carrier density range,150 
yields a constant value of Cq ≈ 2000 nF cm-2. These values of Ce and Cq result in Ctot ≈ 919 nF 
cm-2. µFE for our flexible GFET is ~1,500 cm
2 V-1s-1 (for Vgs = -0.25 V, the gate bias that yields 
the maximum gm for this device). This mobility is comparable to similar devices fabricated from 
exfoliated graphene on silicon substrates,148, 150 demonstrating the excellent electronic quality of 
the CVD graphene utilized in this work. The presence of trapped charges in the gate-oxide, at the 
graphene-oxide interface, or in resist residue on the graphene surface additionally accounts for 
the hysteresis in the position of the Dirac point with respect to Vg (~0.5 V) observed in low-bias 
measurements. It is significant to note that the presence of residual resist residue from 
lithographic processing does not significantly contribute to the contact resistance between the 
graphene channel and evaporated electrodes, as the total contact resistance for this device is less 
than 300 Ω-µm, in the range best contact resistances reported for GFET devices (200-1,000 Ω-
µm).150-152 The ungated regions of the graphene channel will, however, effectively increase the 
contact resistance of the device. Improvements to the device architecture which act to minimize 
the gate-to-source and gate-to-drain spacer regions, such as by utilizing a self-aligned fabrication 
scheme, can further reduce the effective channel resistance.  
Figure 3.8b shows I – V characteristics for the same representative device, with Id plotted 
as a function of Vsd at values of Vgs decreasing from 0.25 V to -1 V in 0.25 V steps. Device 
characteristics represent a unipolar p-channel device. Measured values of gm and output 
resistance, ro, are 5.1 mS and 259 Ω, respectively, at a bias point of Vgs = -0.25 V and Vsd = 0.5 
	  
 72 
V. A maximum current density of 0.28 mA/µm is observed, consistent with values reported for 
devices fabricated from CVD graphene of similar structure at equivalent electric fields.33, 112, 117 
Devices are only measured up to Vsd = 0.5 V due to the thermal limitations of the polymer 
substrate. Above Vsd = 0.5 V the substrate melts locally under the device channel, causing both 
the substrate and overlaying GFET to mechanically warp in structure.  
 
3.6.3 RF Characterization 
 
Radio-frequency (RF) characterization was conducted by measuring S-parameters from 
100 MHz to 20 GHz on an Agilent N5230A two-port network analyzer. Measurements were 
performed using a two-probe configuration (Cascade DCP-150 ground-signal-ground (GSG) 
probes) with drain electrodes grounded and a DC bias applied to the source and gate electrodes 
through a bias-T. All measurements were performed under ambient conditions. 
Figure 3.9 shows RF characteristics measured under flat, unstrained conditions for the 
 
Figure 3.9. High-frequency device characteristics, current gain (h21) and unilateral power gain (U), 
plotted as a function of frequency (without de-embedding). High-frequency characteristics are 
presented for flat, unstrained conditions. Values of extrinsic fT and fmax are calculated. Measurements 
are performed at a fixed source-to-drain voltage, Vsd, of 0.5 V and a gate-to-source voltage, Vgs, of       
-0.25 V. The dashed line is a guide to the eye with a -20 dB/decade slope, included to demonstrate that 
devices follow well this expected frequency dependence.  
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same GFET device characterized in Figure 3.8. Both current-gain (h21) and unilateral power gain 
(U) are extracted from S-parameters measured at a bias point which maximized device 
transconductance (Vsd = 0.5 V, Vgs = -0.25 V). The device demonstrates extrinsic cut-off 
frequency values (without any de-embedding) of fT = 7.2 GHz and fmax = 2.6 GHz at a bias point 
of Vgs = -0.25 V. 
It is significant to note that previously mentioned restrictions on the range of applied Vsd, 
resulting from thermal constraints of the polymer substrate, prevent strong current saturation and 
ultimately limit fmax performance.10 In spite of these limitations, these devices yield comparable 
performance to GFETs fabricated on rigid substrates with a similar layout.153 Figure 3.10 shows 
an example of a flexible GFET permanently damaged from thermally induced substrate 
deformation arising from device Joule heating. Typical power density limits are ~20 kW/cm2 
(0.2 mW/µm2) for these bottom-gated GFETs fabricated on PEN substrates. By utilizing 
substrates with a higher glass transition temperature, such as polyimide, GFETs have been 
fabricated with slightly higher power densities limits of ~45 kW/cm2 (0.45 mW/µm2).133 Further 
improvements to device design which allow for higher power density limits, such as by utilizing 
 
Figure 3.10. Scanning electron microscope (SEM) images of flexible back-gated graphene field-
effect transistor (GFET) fabricated with a channel length of 500 nm, a source-drain spacing of 900 
nm, and HfO2 gate dielectric thickness of 6 nm. SEM images are presented for GFETs both before 
(left) and after (right) irreversible deformation of the PEN substrate due to Joule heating at high 
electric fields. The heat-affected zone in the vicinity of the device channel is highlighted for clarity.  
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additional thermal management materials, are essential to improving the high frequency 
performance of flexible GFETs.  
 
 
3.6.4 Electronic Characterization under Strain 
 
Both DC and RF measurements are performed while applying a known, uniaxial strain 
state to the same flexible GFET characterized under unstrained conditions in Sections 3.5.2 and 
3.5.3. Devices are strained during electronic measurements by applying uniaxial tensile strain in 
the Y-direction under two-point bending conditions, as shown in Figure 3.11.  
DC performance of the flexible GFET in the linear transport region is shown in Figure 
3.12a-c, where device resistance, R, is displayed against gate-to-source voltage, Vgs, taken with 
fixed source-to-drain voltage (Vsd = 10 mV) at increasing strain from εyy = 0% to 1.75%. I – V 
characteristics are plotted in Figure 3.12d-f for increasing levels of strain ranging from 0% to 
 
Figure 3.11. (a) Optical micrograph of a GFET device fabricated on a PEN substrate. Uniaxial strain is 
applied along the Y-axis during device characterization under strain. (b) Photograph of electronic 
measurement approach for a flexible GFET under 1.5% strain. 
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1.75%. Changes in Id with increasing strain are correlated to the observed shifts in the Dirac 
point in Figures 3.12a-c. This shift can be attributed to changes in device electrostatics, related to 
mobile trapped charges in the gate-oxide and graphene-oxide interfaces, as the substrate is 
flexed.  
Figure 3.13 shows RF characteristics for this same GFET device; both h21 and U are 
plotted as a function of frequency at increasing strain ranging from εyy = 0% to 1.75%. RF 
characteristics are measured at Vsd = 0.5 V and values of Vgs which maximize device 
 
Figure 3.12. (a-c) Low-field transport characteristics of a flexible GFET with a device channel width 
of 30 µm. Device resistance, R, is plotted against gate-to-source voltage, Vgs, at a fixed source-to-drain 
bias of Vsd = 10 mV. (d-f) Current-voltage (I – V) characteristics plotting drain current, Id, as a function 
of Vsd. I – V curves are taken at fixed Vgs decreasing from 0.25 V (orange) to -1 V (black) in 0.25 V 




transconductance; values of Vgs change with strain due to the Dirac point voltage shifts observed 
in Figures 3.12a-c. The device demonstrates extrinsic cut-off frequency values (without any de-
embedding) of fT = 7.2 GHz and fmax = 2.6 GHz at a bias point of Vgs = -0.25 V at εyy = 0%, as 
shown in Figure 3.13a. At εyy = 1.25%, fT = 10.7 GHz and fmax = 3.7 GHz are observed at Vgs = 
0.4 V (Fig. 3.13b). The RF performance does not degrade from its unstrained values up to strains 
of εyy = 1.75% (Fig. 3.13c).  
Figure 3.14 shows the evolution of relevant device parameters with strain.   Figures 
3.14a-d plot DC characteristics as a function of strain. Both gm (Fig. 3.14a) and ro (Fig. 3.14b) 
exhibit low variance (less than ±25%) up to strains of εyy = 1.1%. At strains greater than 1.1%, 
 
Figure 3.13. High-frequency device characteristics, current gain (h21) and unilateral power gain (U), 
plotted as a function of frequency (without de-embedding). High-frequency characteristics are 
presented for strain values of εyy = 0% (a), εyy = 1.25% (b), and  εyy = 1.75% (c). Values of extrinsic fT 
and fmax are calculated for each strain state. Measurements are performed at a fixed source-to-drain 
voltage, Vsd, of 0.5 V and gate-to-source voltages, Vgs, of -0.25 V (a), 0.4 V (b), and 0.6 V (c). The 
dashed line is a guide to the eye with a -20 dB/decade slope, included to demonstrate that devices 
follow well this expected frequency dependence. 
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variations in ro increase up to ±40%, likely related to the observed shifts in device electrostatics 
(most notably the shift in the Dirac point) with flexure. Figure 3.14c plots device gate 
capacitance extracted directly from measured scattering parameters, Cg, as a function of strain. 
The value of Cg extracted at εyy = 0% is 941 nF cm-2, which matches well the expected value for 
Ctot of 919 nF cm-2 as described before. The variation in Cg with strain is likely attributed to 
aforementioned shifts in trapped charges. Accounting for observed variations in Cg with strain, 
values of µFE at strains above εyy = 0% are calculated utilizing Cg values extracted at equivalent 
strain states. Mobility for the device remains uniform with device flexure (Fig. 3.14d), exhibiting 
less than ±30% variance across the entire measured strain range up to εyy = 1.75%, in good 
agreement with previous theoretical calculations154 and experimental observations,155 
demonstrating the stability of the intrinsic electronic properties of the CVD graphene channel. 
 
Figure 3.14. Device characteristics, normalized by their zero-strain values, plotted as a function of 
strain, εyy. Data is presented for (a) maximum transconductance, gm; (b) maximum output resistance, 
ro; (c) gate capacitance, Cg; (d) field-effect mobility, µFE; (e) unity-current-gain frequency, fT, (black) 
and the corresponding gate-to-source bias, Vgs, used to maximize transconductance (light blue); and (f) 
unity-power-gain frequency, fmax. 
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Figures 3.14e,f plot cut-off frequency as a function of strain. In all cases, Vsd is 0.5 V and Vgs is 
chosen at each measured strain point to maximize the device transconductance; these values of 
Vgs are also shown in Figure 3.14e. Both fT and fmax demonstrate low variance (less than ±20%) 
with strain up to εyy = 1.1%, above which an increase in both fT and fmax of up to 40% is 
observed. Bot DC and RF performance of the device remain uniform up to strains of εyy = 1.1%; 
improvements to device structure which reduce trapped charges can allow for improved 
uniformity of electronic properties at strains greater than εyy = 1.1%. 
Above strains of εyy = 1.75%, most devices begin to fail as a result of cracking of the gate 
electrode, corresponding to clear irreversible degradations in electronic characteristics. The 
source-to-gate current, Isg, is measured to remain below 0.5 pA over the entire strain range 
during device characterization, indicating negligible leakage current through the gate dielectric 
even at high levels of strain. 
This work demonstrates flexible GFETs fabricated from CVD graphene which display 
extrinsic values of fT and fmax up to 10.7 GHz and 3.7 GHz, respectively, (at channel lengths of 
500 nm) and strain limits of 1.75%. Figure 3.15 compares the work presented here with other 
previously demonstrated flexible high-frequency technologies (contemporary at the time of 
publication of this work) on the merits of fmax and strain limits, showing that the GFETs 
fabricated in this work are the first example of a flexible technology exhibiting both gigahertz-
frequency power gain and strain limits above 0.5%. As such, this work demonstrates the 
potential of CVD graphene as a material to enable a wide-range of highly-flexible electronic 





Figure 3.15. Comparison of fmax and strain limits of flexible FET technologies, contemporary at the 
time of publication of this work. Channel lengths of the associated devices yielding these 
performances are noted.  
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3.6.5 Channel Length Scaling 
 
In the previous section, it is demonstrated that flexible RF-FETs can be fabricated from 
CVD graphene with fmax up to 3.7 GHz and strain limits of up to 1.75%. Recent research has 
demonstrated that flexible RF-FETs can be fabricated from CVD graphene with strain limits up 
to 8%, albeit at a slight cost to electronic performance (fmax = 2.1 GHz).156  
While graphene RF-FETs have demonstrated improved mechanical performance over 
those fabricated from Si and III-V semiconductors, electronic performance has remained in the 
low gigahertz range. However, flexible graphene RF-FETs have only been fabricated with 
modestly scaled channel lengths down to 500 nm,156, 157 allowing for the potential to improve fmax 
to a level competitive with traditional semiconductors by channel length scaling.1 In this section, 
device fabrication and electronic characterization is presented for flexible RF-FETs with CVD 
graphene as the active channel material fabricated with channels lengths scaled to 260 nm. 
Graphene field-effect transistors (GFETs) were fabricated on flexible and transparent 
polyethylene naphthalate (PEN) substrates using similar processes to those described previously 
in this chapter. To facilitate device processing, PEN substrates were first adhered to Si handle 
substrates utilizing a thin film (~6 µm) of polydimethylsiloxane (PDMS) as an adhesive layer.  
Dual-fingered bottom gates were patterned on the PEN substrates by electron-beam 
lithography (EBL) followed by evaporation of 1 nm Cr/20 nm Au-Pd alloy (60-40 wt. %) and 
lift-off. Next, a 6 nm gate dielectric of HfO2 (κ ≈ 13) was grown by atomic layer deposition 
(ALD). Graphene was synthesized by chemical vapor deposition (CVD) and subsequently 
transferred over the gate utilizing procedures previous described in literature.92 The graphene 
channel was defined by EBL and etched in an oxygen plasma. GFET fabrication was finished by 
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contacting the channel with source and drain electrodes (1 nm Cr/20 nm Pd/110 nm Au) which 
overlap the gate. Devices were fabricated with a total gate length of 400 nm: source-gate and 
drain-gate overlap were ~ 70 nm, resulting in a gated channel length of 260 nm (equivalent to the 
source-drain spacing). The dual-fingered device has a total channel width of 20 µm. Figure 3.16 
shows an array of RF-FETs on PEN both prior to (a) and after (b) release from the Si handle 
substrate. A cross-sectional schematic and a false-colored scanning electron microscope (SEM) 
image of a completed flexible RF-FET are shown in Figure 3.16c,d.  
For purposes of de-embedding high frequency data, standard ‘open’ and ‘short’ test 
devices were simultaneous fabricated on-chip. Dimension of RF-FET and de-embedding 
structures were verified by SEM, ensuring fidelity of fabrication and accuracy of de-embedding 
methods.  
Figure 3.17a shows device resistance, R, plotted as a function of gate-to-source voltage, 
Vgs, measured at a fixed source-to-drain bias, Vsd = 10 mV. For the device presented in Fig. 2a, 
the low-field field-effect mobility was µFE ≈ 1000 cm2 V-1 s-1, calculated as 
 
Figure 3.16. (a) and (b) Photograph of graphene FET (GFETs) fabricated on a flexible and transparent 
PEN substrate both (a) mounted on and (b) released from a Si handle substrate. (c) Cross-sectional 
schematic and (d) false-colored scanning electron micrograph of a flexible GFET. Channel length and 




𝜇!" = 𝐿!"𝑔! 𝑊!"𝐶!"!𝑉!" , where gm is the measured small-signal transconductance, Lch is 
the gated channel length (260 nm), Wch is the effective channel width (40 µm), and Ctot is the 
total effective gate capacitance per unit area (920 nF cm-2), computed as the series combination 
of the electrostatic capacitance (Ce ≈ 1700 nF cm-2) and the quantum capacitance (Cq ≈ 2000 nF 
cm-2 for pertinent carrier density range) 150. The contact resistance for this device is less than 200 
Ω-µm, which is less than for similar devices fabricated with channel lengths of 500 nm,157 
presented in the previous section. The observed reduction in contact resistance for these devices 
can be attributed to the elimination of source-gate and gate-drain spacer regions in the graphene 
channel, achieved here by overlapping both the source and drain electrodes with the gate 
electrodes.  
Figure 3.17b plots high-bias current-voltage (I - V) characteristics of the flexible GFET, 
for which the measured drain current, Id, is plotted as a function Vsd at fixed values of Vgs 
 
Figure 3.17. DC characteristics of flexible graphene FET. (a) Device resistance, R, plotted as a 
function of gate-to-source voltage, Vgs, at a source-to-drain bias, Vsd, of 10 mV. (b) Transfer (I–V) 
characteristics which plots drain current, Id, against Vsd. I–V curves are taken at fixed Vgs decreasing 
from 0 V (black) to   -1.5 V (purple) in increments of 0.25 V. (c) Transconductance, gm, output 




decreasing from 0 V to -1.5. High-field values of gm and output resistance, ro, are extracted from 
the I – V characteristics and are plotted as a function of Vgs and Vsd in Figure 3.17c. Maximum gm 
= 7.6 mS (0.38 mS/µm) is achieved at a bias point of Vsd = 0.5V and Vgs = -0.5V.  At this bias 
point, ro = 123 Ω, only slightly less than a maximum of 157 Ω obtained at Vsd = 0.33 V, Vgs = 
0V. While these values of gm and ro are less than the highest reported values for GFETs on solid 
substrates 1, they are comparable to values reported for GFETs on flexible substrates 156, 157. 
RF characterization was conducted by measuring S-parameters from 100 MHz to 20 GHz 
on an Agilent N5230A network analyzer. Figure 3.18a plots current gain (h21) and unilateral 
power gain (U) as a function of frequency for the flexible GFET. Both h21 and U are extracted 
from S-parameters measured at the bias point that maximizes gm (Vsd = 0.5 V, Vgs = -0.5V, see 
Fig. 3.17c). At this bias point, the device is operated as a unipolar p-type channel. The device 
demonstrates extrinsic cut-off frequency for unity current gain, fT, and fmax of 23.6 GHz and 6.5 
GHz, respectively, demonstrating a factor of two improvement in extrinsic fmax over the best 
 
Figure 3.18. Radio-frequency (RF) characteristics of graphene FET. (a) Current gain, h21, and 
unilateral power gain, U, plotted as a function of operation frequency prior to de-embedding. Extrinsic 
fT and fmax are presented.  (b) U plotted as a function of frequency both before and after de-embedding. 
Intrinsic fmax is 28.2 GHz. Dashed line in both plots indicates a -20 dB/dec. slope, included to 
demonstrate that this frequency dependence is followed both prior to and after de-embedding. 
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previously reported flexible GFETs fabricated at a channel length of 500 nm,157 as presented in 
the previous section.  
Standard open and short de-embedding methods158 were employed to determine the 
intrinsic performance of the graphene channel with two separate approaches. The first (‘pad de-
embedding’) implements a conservative open structure that includes only the parasitic 
capacitance of the electrode pads and has a source-drain spacing of 600 nm (no overlap of source 
and drain electrodes with the gate). In the second method, (‘full de-embedding’) de-embedding 
of both parasitic capacitances from the pads and from the source/drain-gate overlap is accounted 
for by utilizing a structure equivalent to the GFET. 
Figure 3.18b plots U as a function of frequency both prior to de-embedding and after 
performing both pad and full de-embedding. After pad de-embedding fmax is found to be 7.6 
GHz, while full de-embedding reveals the intrinsic fmax of the channel of the device to be 28.2 
GHz. The intrinsic RF performance of this device is not only an order of magnitude higher than 
for previously reported flexible CVD graphene devices fabricated at channel length of 500 nm 
156, 157, but also represents the highest recorded fmax for any flexible RF-FET technology to date.  
The large difference between fully de-embedded fmax values and values either before any 
de-embedding or after pad de-embedding indicates that parasitic capacitances constitute the 
dominant limitation to the RF performance. Modifications to the device architecture that reduce 
the overlap of the source and drain electrodes with the gate electrode, such as utilizing a self-
aligned fabrication scheme with a T-gate structure, should enhance the extrinsic RF performance 
of flexible devices. 
It is significant to note that RF performance of the device is also limited by thermal 
constraints of the substrate. Similar to devices fabricated on PEN at longer channel lengths of 
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500 nm (see Fig. 3.10), at Vsd greater than ~0.5 V, Joule heating in the channel of the device 
results in local melting of the PEN substrate, irreversible warping of the GFET channel, and 
cracking of the HfO2 dielectric as shown in Figure 3.19a,b. Limitations to the range of electric 
field which can be applied prevent devices from achieving full current saturation, limiting the 
achievable gm, ro, and ultimately the maximum cut-off frequencies. Improvements to thermal 
management which allow for higher current densities, such as utilizing substrates with higher 
glass transition temperatures,156 are essential to improve RF performance of flexible GFETs.  
Mechanical limits of flexible RF-FETs were subsequently determined by measuring 
electronic characteristics while simultaneously applying uniaxial tensile strain, ε, under two-
point bending 157. Strain-induced fluctuations in electronic characteristics resulted in less than 
20% degradation of fmax compared to unstrained values over the entire measured strain range (ε = 
0-2%). Figure 3.19c,d shows that at strains greater than 2%, cracks form in the source and gate 
 
Figure 3.19. Scanning electron micrograph of graphene FET (GFET) after (a),(b) thermal and (c),(d) 
mechanical failure. Joule heating in the device causes (a) warping of the PEN substrate and overlaying 
GFET and additionally results in the (b) cracking in the HfO2 dielectric layer. Cracks develop in the 
(c) source and (d) gate electrode at strains greater than 2%. Length of scale bars is 2 µm in panels (a) 
and (c), and 1 µm in panels (b) and (d). 
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electrodes, resulting in mechanical failure of the GFET. Because the strain limit of the device is 
limited by the electrodes rather than by the graphene channel, improved flexibility could 
potentially be achieved by implementing electrode materials with higher strain limits, such as 
graphite.159 
This section presents flexible RF-FETs fabricated from CVD graphene with 260 nm 
channel lengths which demonstrate intrinsic fmax of 28.2 GHz and strain limits of 2%. These 
values not only represent the highest fmax in any flexible technology, but they show an order of 
magnitude improvement in strain limit over flexible technologies demonstrating the next highest 
reported value of fmax.19 These results demonstrate that by scaling device channel lengths and 
optimizing device architecture, flexible RF-FETs fabricated from CVD graphene not only 
demonstrate improved mechanical properties but also competitive electronic properties with 
devices fabricated from thin-films of traditional semiconductors. As such, these results further 
establish the potential of CVD graphene to enable electronics which demonstrate both high 
frequency operation and high mechanical flexibility. Future improvements to thermal 









3.7 Chapter Conclusion 
 
In this chapter, it is demonstrated that RF-FETs can be fabricated on flexible substrates 
using large-grain CVD graphene as the active channel material. Devices fabricated with channel 
lengths of 500 nm show extrinsic values of fT and fmax up to 10.7 GHz and 3.7 GHz, respectively, 
and strain limits of 1.75%. By reducing the channel length to 260 nm, extrinsic values of fT and 
fmax increase to 23.6 GHz and 6.5 GHz, respectively, with intrinsic fmax = 28.2 GHz and strain 
limits of 2% achievable. These results demonstrate that by scaling device channel lengths and 
optimizing device architecture, flexible RF-FETs fabricated from CVD graphene not only 
demonstrate improved mechanical properties but also competitive electronic properties with 
devices fabricated from thin-films of traditional semiconductors. 
Figure 3.20 shows an updated plot of Figure 3.15, which compares the work presented 
here with other flexible high-frequency technologies contemporary at the time of writing of this 
work on the merits of fmax and strain limits. Flexible graphene RF-FETs fabricated with channel 
 
Figure 3.20. Comparison of fmax and strain limits of flexible FET technologies contemporary with the 




lengths of 260 nm not only represent the highest values of fmax achieved in any flexible 
technology, but they show an order of magnitude improvement in strain limit over flexible 
technologies demonstrating the next highest reported value of fmax.19 Indeed, these results 
implicate graphene as a material well suited for use in the fabrication of high-performance 
flexible electronics, applications which take full advantage of both the unique electronic and 
mechanical properties of graphene. As such, this work demonstrates the potential of CVD 
graphene as a material to enable a wide-range of flexible electronic technologies requiring both 
high frequency operation and high mechanical flexibility.  
While flexible RF-FETs fabricated from CVD graphene demonstrate exceptional device 
characteristics, both the electronic and mechanical performance are ultimately limited by 
materials in the device other than graphene. Limitations to the range of electric field that can be 
applied are imposed by thermal constraints of the polymer substrate and prevent devices from 
achieving full current saturation, limiting the achievable gm, ro, and ultimately the maximum cut-
off frequencies. Improvements to thermal management that allow for higher current densities are 
essential to improve RF performance of flexible GFETs. While utilizing substrates with higher 
glass transition temperatures, such as polyimide, will help to achieve this goal, it is likely that the 
integration of additional thermal management materials will be required to allow for significantly 
higher current densities in flexible GFETs. In particular, integration of materials with anisotropic 
thermal conductivities, such as hexagonal boron nitride, which demonstrate higher in-plane than 
out of-plane thermal conductivity may act as an excellent thermal diffusion layer under GFETs 
to efficiently remove heat generated in the channel area to electrical contacts rather than to the 
substrate below.1 Furthermore, because strain limits of flexible GFETs are currently limited by 
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the metal electrodes rather than the graphene channel, improved flexibility potentially can be 
achieved by implementing electrode materials with higher strain limits, such as graphite.  
Finally, CVD graphene was utilized in this work to demonstrate that graphene-based 
flexible devices can be fabricated not only with electronic and mechanical performance 
competitive with other technologies but also with a commercially scalable and relevant 
technology. However, only discrete devices were fabricated from individual transfers of large-
area crystals of CVD graphene. While these devices successfully demonstrate the performance 
potential of CVD graphene electronics, they do not demonstrate the capability to fabricate large-
area arrays of graphene devices. However, patterned arrays of polymer dots on Cu substrates 
have been utilized to control the location sites of CVD graphene crystals, as shown in Figure 
3.21.160 Thus, ordered arrays of large-grain CVD graphene crystals can be patterned to match the 
 
Figure 3.21. Scanning electron micrograph of a periodic array of single crystals of CVD graphene 
seeded on PMMA dots patterned by electron beam lithography. [Figure adapted from W. Wu et al. 
Adv. Mater. 2011.] 
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desired device layout, and entire patterned arrays of large-grain CVD graphene crystals can be 
transferred to target substrates in the exact positions required for large-scale device fabrication. 
Additional progress toward wafer-scale growth of single-crystalline graphene by CVD aims to 
circumvent the need for nucleation site patterning.57, 58, 161 Finally, advanced methods have been 
developed to separate CVD graphene from the growth substrate, such as electrochemical 
delamination,51, 59 which conserve the growth substrate for future CVD processing. By 
eliminating the need to remove the underlying substrate with chemical etching, a non-
reclaimable process, producing commercial technologies based on CVD graphene becomes 
significantly more cost competitive. Future work related to the fabrication and characterization 
of large-area arrays of flexible GFETs based on CVD graphene is essential to demonstrate 
commercial viability: in terms of both demonstrating fully scalable production methods as well 
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4.1 The Need for Hexagonal Boron Nitride (hBN) Dielectrics 
 
The research presented so far demonstrates that large-area CVD graphene can be 
synthesized and transferred to arbitrary substrates while retaining electronic and mechanical 
properties equivalent to exfoliated graphene (Chapter 2), and this CVD graphene can be utilized 
to fabricate flexible, RF-FETs with exceptional electronic and mechanical properties competitive 
with other flexible technologies (Chapter 3). Whilst the device architecture implemented for the 
fabrication of flexible GFETs is ideal for demonstrating electronic and mechanical performance 
capabilities, improvements will be required to achieve large-area arrays of GFETs with uniform 
device-to-device electronic properties required for commercial applications. 
While the low-dimensionality of graphene results in enhanced gate control of charged 
carriers traveling in two-dimensional (2D) graphene over bulk three-dimensional (3D) materials, 
all carriers in graphene are inherently surface carriers and are highly sensitive to scattering from 
charged impurities in the surrounding environment. Trapped charges in the dielectric148, 162 and 
atmospheric adsorbates163 severely degrade the electronic performance GFETs. Furthermore, 
because graphene presents a chemically inert surface, integration of high-quality dielectrics in 
GFETs is challenging.1  
Methods to circumvent these problems have been achieved with limited success. Because 
integration of dielectrics on the surface of graphene typically relies on first chemically modifying 
the graphene surface which introduces trapped charges in the process,1, 148 implementing a 
bottom-gated structure (as employed for the flexible GFETs presented in Chapter 3) allows for 
the gate dielectric to be applied directly to the gate electrode rather than to the graphene surface. 
However, this fabrication approach typically presents the graphene with an underlying surface 
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with high surface roughness and many trapped charges, both of which degrade electronic 
performance of the overlaying graphene.164, 165 Furthermore, encapsulation of bottom-gated 
GFETs to minimize atmospheric adsorbates on the top, exposed surface of graphene typically 
results in the introduction of additional trapped charges from the encapsulant material.166, 167 
Encapsulation of graphene in hexagonal boron nitride (hBN) dielectrics provides an ideal 
solution to all of the aforementioned fabrication challenges. The dielectric properties of hBN 
compare favorably with those of SiO2 (dielectric constant ~3-4, dielectric breakdown strength 
~7.94 MV/cm2)18, 168 but with a significantly higher fracture strain limit (~3-4%, few layer 
films),89 making it an ideal dielectric for flexible electronics. Because hBN is also a crystalline, 
2D material free of out-of-plane bonds, it is particularly well suited for use as a dielectric in 
graphene-based devices as it presents graphene with a highly planar surface free of trapped 
charges.18, 71 Furthermore, surface passivation of graphene by full encapsulation in hBN has been 
demonstrated to result in GFETs with high environmental stability.169, 170 Methods have been 
developed for fabricating hBN-encapsulated graphene structures greater than 20 µm in 
dimension, by alternately stacking layers of exfoliated graphene and boron nitride crystals, with 
pristine interfaces at the surface between each layer completely free of structural defects or 
chemical contamination.4 hBN-encapsulated graphene can be shaped by lithographic patterning 
and dry-etching, and electrical contact to the edge of the graphene layer can be made by 
subsequent evaporation of metal electrodes along the perimeter of the patterned structure. Of 
particular significance for RF-FET applications, hBN-encapsulated graphene devices 
demonstrate significantly increased room temperature mobility (greater than 100,000 cm2V-1s-1 
at carrier densities less than 8 x 1011) and considerably reduced contact resistance (150 Ω-µm) in 
comparison with non-encapsulated GFETs fabricated with electrodes evaporated directly onto 
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the surface of graphene.4 The demonstrated enhancement to both electronic performance and 
environmental stability of graphene encapsulated in hBN suggests that flexible graphene-based 
RF-FETs could benefit from implementing a similar dielectric environment and device structure. 
As with CVD graphene films, the ability to grow hBN films with large grain sizes and 
transfer the films with highly planar topography is essential to enable the fabrication of high-
performance layered devices. Unfortunately, current large-area films of hBN synthesized by 
CVD and transferred to process substrates exhibit degraded dielectric properties, inferior 
thickness uniformity, and poor planarity in comparison with exfoliated samples.89, 90, 171, 172 
Direct growth of alternating layers of graphene and hBN on the same substrate has yet to 
produce layered structures of sufficient dimension or crystalline quality to allow for the 
fabrication of devices which demonstrate high electronic performance.173-176 As the production of 
large-area, layered films of graphene and hBN is currently in a nascent stage of development, 
flexible RF-FETs will be fabricated from hBN-encapsulated graphene produced by mechanically 
stacking exfoliated graphene and hBN crystals. Although no longer using scalable technologies, 
proven improvements to flexible, GFET performance from implementing graphene encapsulated 
in hBN dielectric layers will hopefully motivate the development of large-area production 
analogs to enable the scalable production of demonstrated high-performance flexible electronics.  
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4.2 Flexible Graphene FETs (GFETs) with hBN Dielectrics 
 
 
4.2.1 Device Fabrication 
 
Figure. 4.1a shows a cross-sectional schematic of flexible GFETs fabricated in this work. 
Stacks of hBN-encapsulated graphene are prepared from exfoliated graphene and hBN crystals 
using procedures described in detail previously in literature.4 Stacks were prepared with a bottom 
hBN thicknesses of ~20 nm, top hBN thicknesses about ~10 nm, and monolayer graphene. PEN 
substrates adhered onto Si handle substrates were prepared as described in Chapter 3, and the 
hBN-encapsulated graphene (BGB) stack was transferred onto the PEN substrate for device 
processing. Top-gates (1nm Ti/20nm Pd/80 nm Au) were defined by electron beam lithography 
(EBL) and lift-off. The gate contact pad was subsequently thickened with a second metal 
evaporation (1nm Ti/50 nm Au). A conformal, 10-nm gate dielectric of HfO2 was grown over the 
gate electrode by atomic layer deposition (ALD) at 150 °C. Because the surface of hBN is 
chemically inert, the HfO2 layer does not grow on the surface of the hBN layer. The BGB stack 
was etched in an inductively coupled plasma (ICP) of CHF3 and O2 gasses using the top-gate as 
an etch mask. The BGB stack was etched ~10 nm past the graphene interface and into the bottom 
hBN layer. The device was completed by evaporating source and drain electrodes (1.5 nm Cr/ 20 
nm Pd/80 nm Au) to form side-contacts with the graphene layer. Source and drain contact pads 
were subsequently thickened with a second metal evaporation (1nm Ti/50 nm Au). Because the 
gate was used as an etch mask to define the channel geometry and the source and drain 
electrodes were allowed to overlap the gate (HfO2 layer prevents shorting between the 
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source/drain electrodes and the gate), the fabrication scheme was entirely self-aligned to the 
initial EBL process used to define the gate. This self-aligned fabrication scheme was enabled by 
taking advantage of the difference in surface reactivity between the metal gate and the hBN 
dielectric, allowing for selective ALD deposition of HfO2. All device dimensions were verified 
by scanning electron microscopy (SEM). hBN layer thicknesses were determined by atomic 
force microscopy (AFM) measurements. Exfoliated graphene samples were verified to be 





Figure 4.1. (a) Cross-sectional schematic of a flexible GFET device with hexagonal boron nitride 
dielectric layers. (b) Optical micrograph and (c) scanning electron microscope (SEM) image of a 
GFET fabricated on a PEN substrate. Multiple devices are fabricated from a single hBN-encapsulated 
graphene stack. Gated device channels of individual devices are outlined in blue in (b). 
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4.2.2 DC Characterization 
 
Flexible GFETs were fabricated with an electrode configuration appropriate for DC 
characterization using needle probes. Multiple GFETs were fabricated from a single BGB stack 
with a bottom hBN thickness of 15 nm and a top hBN thickness of 7 nm, with the latter serving 
as the gate dielectric. GFETs were fabricated with channel widths of 5 µm and channel lengths of 
either 1 µm or 2 µm, with both a source-gate and drain-gate overlap of ~0.5 µm. Figure. 4.1b,c 
shows an optical micrograph and an SEM image of the completed flexible device.  
Figure 4.2a,c shows device resistance, R, plotted as a function of gate-to-source voltage, 
Vgs, measured at a fixed source-to-drain bias, Vsd = 10 mV, for typical flexible GFETs fabricated 
with channel lengths of both 1 µm (Fig. 4.2a) and 2 µm (Fig. 4.2c). Low-field field-effect 
mobility was extracted from resistance data calculated using a value for the total effective gate 
capacitance per unit area, Ctot, of 386 nF cm-2, calculated as the series combination of the 
electrostatic capacitance (Ce ≈ 443 nF cm-2) and the quantum capacitance (Cq ≈ 3010 nF cm-2) 
over the pertinent carrier density range.150 µFE ≈ 4,800 cm2 V-1 s-1 for the device presented with a 
channel length of 1 µm and µFE ≈ 10,000 cm2 V-1 s-1for the device with a channel length of 2 µm. 
Figure 4.2c,d presents high-bias current-voltage (I - V) characteristics for the same two 
flexible GFETs, for which the measured drain current, Id, is plotted as a function Vsd measured at 
fixed values of Vgs decreasing from -1.2 V to -2V. Peak gm and ro, extracted from the I - V 
characteristics. For the 1-µm channel length device, peak gm = 3.2 mS (0.64 mS/µm), and peak ro 
= 2000 Ω. Peak gm and ro are 3.15 mS (0.63 mS/µm) and 2000 Ω, respectively, for the 2-µm 
channel length device.  
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The devices presented in Figure 4.2 demonstrate significantly improved mobility and 
transconducance in comparison with flexible devices fabricated from CVD graphene with HfO2 
dielectrics, as presented in Chapter 3, attributed to the enhanced dielectric environment provided 
by hBN encapsulated.4 These devices exhibit slightly higher contact resistance (~500 Ω-µm) than 
flexible CVD graphene devices. As a consequence, lower current densities are observed in the 
channel at equivalent source-drain biases, allowing for the application of higher Vsd without 
resulting in thermal degradation to the underlying substrate. At Vsd = 1 V, strong current 
saturation and, thus, significantly higher values of ro are observed.  
 
 
Figure 4.2. (a),(c) Low-field transport characteristics of flexible GFETs fabricated with channel widths 
of 5 µm. Device resistance, R, is plotted against gate-to-source voltage, Vgs, at a fixed source-to-drain 
bias of Vsd = 10 mV. (b),(d) Current-voltage (I – V) characteristics plotting drain current, Id, as a 
function of Vsd. I – V curves are taken at fixed Vgs decreasing from -1.2 V to -2 V in -0.1 V steps. Data 
is presented for representative devices fabricated with channel lengths of 1 µm (a),(b) and 2 µm (c),(d), 
corresponding to measurements conducted under flat, unstrained conditions. 
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4.2.3 Electronic Characterization under Strain 
 
Mechanical limits of flexible GFETs fabricated with hBN dielectrics were subsequently 
determined by measuring DC electronic characteristics while simultaneously applying uniaxial 
tensile strain along the Y-axis, εyy, (see Fig. 4.1b) under two-point bending conditions, as 
described previously in Chapter 3. I – V characteristics are plotted for increasing levels of strain 
ranging from 0% to 1% in Figure 4.3, demonstrating that GFETs fabricated from hBN-
encapsulated graphene can be strained to 1% without significant change to electronic properties. 
Strain-induced fluctuations in electronic characteristics resulted in less than 3% degradation in 
µFE compared to unstrained values at εyy = 0.5% and less than 13% degradation at εyy = 1%. Peak 
gm exhibits less than 20% degradation from unstrained values over the entire measured strain 
range (εyy = 0-1%). 
At strains greater than εyy = 1% mechanical failure of devices results in open-circuit 
characteristics across the channel of flexible GFETs. However, upon release of strain to below 
εyy = 1%, a measureable current through the channel of the device is regained, albeit with higher 
 
Figure 4.3. (a-c) Current-voltage (I – V) characteristics plotting drain current, Id, as a function of 
source-to-drain voltage, Vsd. I – V curves are taken at fixed gate-to-source voltage, Vgs , decreasing 
from -1.2 V to -2 V in -0.1 V steps. Data are presented for increasing values of strain of εyy = 0% (a), 
εyy = 0.5% (b), and εyy = 1% (c). 
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device resistance (manifest as lower currents observed in I – V characteristics). Post-
measurement scanning electron microscopy (SEM) imaging of devices strained past their 
mechanical limit show no evidence of crack formation in metal electrodes. SEM images in 
conjunction with electronic measurements conducted under strain indicate that mechanical 
failure likely occurs from delamination of the metal electrodes from the graphene channel under 
strain. Upon strain release, electrical contact partially reforms between the metal electrodes and 
graphene channel.  
The source-to-gate current, Isg, was measured to remain below 50 pA over the entire 
strain range during device characterization indicating negligible leakage current through the gate 
dielectric even at high levels of strain, in good agreement with experimental measurements of the 
strain limits of few layer hBN.89  
 
 
4.2.4 RF Characterization 
 
A flexible, RF-FET was fabricated utilizing a double-fingered top-gate design with a gate length 
of 375 nm and an effective channel width of 20 µm (two 10-µm wide gates in parallel). Source-
gate and drain-gate overlap was ~110 nm. The device was fabricated with a bottom hBN 
thickness of 23.7 nm and a top hBN thickness of 11.5 nm (as determined from AFM 
measurements). Figure 4.4 shows and optical micrograph and an SEM image of the completed 
device. 
Figure 4.5a shows device resistance, R, plotted as a function of gate-to-source voltage, 
Vgs, measured at a fixed source-to-drain bias, Vsd = 10 mV. The total effective gate capacitance 
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per unit area, Ctot, for the device is 247 nF cm-2, calculated as the series combination of the 
electrostatic capacitance (Ce ≈ 269 nF cm-2) and the quantum capacitance (Cq ≈ 3010 nF cm-2) 
over the pertinent carrier density range.150 For the device presented in Figure 4.5a, the low-field 
field-effect mobility was µFE ≈ 2200 cm2 V-1 s-1.  
Figure 4.5b plots high-bias I - V characteristics of the flexible GFET, for which the 
measured drain current, Id, is plotted as a function Vds at fixed values of Vgs increasing from 1 V 
to 2 V. High-field values of gm, ro, and product of gm and ro are extracted from the I – V 
characteristics and are plotted as a function of Vgs and Vds in Figure 4.5c-e. Maximum gm = 4.51 
mS (0.23 mS/µm) and peak ro = 132.5 Ω are achieved at a bias point of Vds = 0.5 V and Vgs = -1.5 
V.  At this bias point, the product of gm and ro also reaches a maximum value of 0.59.  
Figure 4.6a plots current gain (h21) and unilateral power gain (U) as a function of 
frequency for the flexible GFET extracted from S-parameters measured from 100 MHz to 20 
GHz. Both h21 and U are extracted from S-parameters measured at the bias point that maximizes 
both gm and ro (Vds = 0.5 V, Vgs = -1.5V, see Fig. 4.5c-e). At this bias point, the device is 
operated as a unipolar n-type channel. The device demonstrates extrinsic cut-off frequencies fT 
and fmax of 12.0 GHz and 10.6 GHz, respectively, representing the highest recorded extrinsic fT 
 
Figure 4.4. (a) Optical micrograph and (b) scanning electron microscope (SEM) image of a flexible 




and fmax for any flexible GFET reported to date. Figure 4.6b plots h21 and U as a function of 
frequency after performing full de-embedding, revealing the intrinsic fT and fmax of the device to 
be 29.7 GHz and 15.7 GHz, respectively.  
The extrinsic RF performance of these devices shows a significant improvement over 
CVD graphene RF-FETs fabricated even with shorter channel lengths of 260 nm, as presented in 
Chapter 3. These results demonstrate that by encapsulating the graphene channel in hBN 
dielectric layers and implementing a self-aligned fabrication scheme, enhanced performance of 
flexible, graphene-based RF-FETs is achieved. Further improvements to RF performance can be 
expected in GFETs fabricated with similar structure by channel length scaling.  
 
Figure 4.5. DC characteristics of flexible graphene RF-FET. (a) Device resistance, R, plotted as a 
function of gate-to-source voltage, Vgs, at a drain-to-source bias, Vds, of 10 mV. (b) Transfer (I–V) 
characteristics which plots drain current, Id, against Vds. I–V curves are taken at fixed Vgs increasing 
from 1 V (black) to   2 V (orange) in increments of 0.25 V. (c) Transconductance, gm, (d) output 




RF performance in the hBN-encapsulated GFETs is currently limited by high contact 
resistance and thermal limitations imposed by the polymer substrates. These devices exhibit 
higher contact resistance (~300 Ω-µm) than the best encapsulated graphene devices fabricated on 
solid substrates (~150 Ω-µm).4 PMMA residue present on the surface of hBN promotes HfO2 
growth during ALD processing, as shown in Figure 4.7. The partial HfO2 coverage results in a 
non-uniform ICP etching profile of the BGB stack. The imperfect etching profile reduces 
exposure of the graphene layer after etching (see Fig. 4.7c) and likely results in increased contact 
resistance between the graphene channel and evaporated source/drain electrodes. Using a 
substrate with a higher glass transition temperature will allow for removal of PMMA residue by 
standard thermal annealing processes (300 – 350 °C) prior to HfO2 growth, resulting in an 
improved etching profile of the device channel and a reduction in metal-graphene contact 
resistance. Fabricating GFETs on substrates with higher thermal limits will not only permit 
 
Figure 4.6. Radio-frequency (RF) characteristics of GFET. (a) Current gain, h21, and unilateral power 
gain, U, plotted as a function of operation frequency prior to de-embedding. Extrinsic fT and fmax are 
presented.  (b) U plotted as a function of frequency both before and after de-embedding. Intrinsic fT 
and fmax are presented. Dashed line in both plots indicates a -20 dB/dec. slope, included to demonstrate 
that this frequency dependence is followed both prior to and after de-embedding. 
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fabrication improvements resulting in minimizing contact resistance but also allow for increased 
current density during device operation, both of which will enhance RF performance.  
Current mechanical performance is restricted by strain limits of the electrical contacts. 
Improvements to the metallization process and contact geometry must be devised which allow 












Figure 4.7. Atomic force microscope (AFM) images of a hBN-encapsulated graphene stack transferred 
onto a PEN substrate after various stages of device processing. (a) Top hBN surface with PMMA 
residue directly after stack transfer, (b) after 10 nm HfO2 deposition by ALD, and (c) after HfO2 
deposition and ~20 nm ICP etch. 
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4.3 Chapter Conclusions 
 
Flexible GFETs are fabricated from graphene encapsulated in hBN dielectric layers using 
a self-aligned fabrication scheme. RF-FETs fabricated with channel lengths of 375 nm 
demonstrate extrinsic cut-off frequencies fT and fmax of 12.0 GHz and 10.6 GHz, respectively, 
and intrinsic fT and fmax of 29.7 GHz and 15.7 GHz, respectively. The improved extrinsic cut-off 
frequencies in comparison with flexible GFETs fabricated at shorter channel lengths of 260 nm 
using a bottom-gated device structure and HfO2 gate dielectrics, as presented in Chapter 3, 
indicate that using both a self-aligned fabrication scheme and hBN encapsulation are paramount 
to improving RF performance in flexible GFETs. 
Strain limits of 1%, resulting from delamination of metal electrodes from the graphene 
channel, indicate that improvements to the electrode-graphene interface are essential to achieving 
enhanced device flexibility. However, even with strain limits of 1%, both electronic and 
mechanical performance is competitive with the best reported flexible RF-FETs fabricated from 
other semiconductor technologies.111, 122   
As with flexible GFETs fabricated from CVD graphene, electronic performance is 
ultimately constrained by thermal limits of the flexible substrate; improvements to thermal 
management in flexible GFETs are essential to improve RF performance. Whilst this work 
demonstrates hBN to function as an ideal dielectric and encapsulant material for flexible 
graphene-based electronics, hBN’s most significant role in improving the performance of 
flexible GFETs may yet to be realized as a thermal diffusion layer. Because hBN has a thermal 
conductivity ~20 times greater in-plane than out-of-plane, a layer of hBN between the graphene 
channel and substrate may accelerate heat transport from the channel to the source/drain 
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electrodes while simultaneously hindering thermal diffusion to the underlying substrate. A layer 
of hBN of comparable or greater thickness to the device’s channel length is likely needed to 
discernably affect an overlaying GFET’s temperature profile (indeed, no improvement to current 
density limits were observed in devices fabricated in this work with bottom hBN thicknesses of 
~20 nm in comparison with devices fabricated with HfO2 dielectrics presented in Chapter 3), 
however further research is needed to resolve the potential gains to flexible GFETs that can be 
assumed by implementing hBN-based thermal diffusion layers. 
In contrast with devices fabricated in Chapter 3, the flexible RF-FETs presented in this 
chapter were fabricated with non-scalable technologies. However, the enhanced electronic 
performance achieved from encapsulating graphene channels in hBN dielectrics motivates the 
need for synthesis and transfer processes to produce large-area, defect-free films of graphene 
encapsulated in hBN. Achieving such structures will likely require direct growth of alternating 
graphene and hBN layers on the same substrate. Although research in this field is currently in a 
nascent phase,173-176 the importance is great: achieving large-area, layered films of graphene and 
hBN with pristine graphene-dielectric interfaces is paramount to enabling the scalable fabrication 
of flexible graphene-based RF-FETs which demonstrate both exceptional electronic performance 









“Science never solves a problem without creating ten 




5.1 Summary of Contributions 
 
Chapter 1 presents motivations for using graphene as a replacement for silicon as the 
active channel material in RF-FETs and the need to implement large-area graphene films 
produced using commercially-scalable manufacturing processes. Various methods for producing 
large-area films of graphene were presented, and it was demonstrated that CVD synthesis on Cu 
foils promises the greatest potential to achieve low-cost, large-area graphene with high-electronic 
performance. 
Chapter 2, identifies the predominant sources of disorder typically present in CVD 
graphene and primarily responsible for degrading its electronic properties, consisting of both 
intrinsic disorder, grain-boundary scattering, and extrinsic disorder, transfer-induced 
contamination and substrate-induced scattering. Electronic characterization of CVD graphene 
samples fabricated with varying degrees of intrinsic and extrinsic disorder demonstrates that by 
eliminating the presence of grain boundaries, minimizing transfer related contamination, and 
utilizing dielectrics which minimize disorder, large-area CVD graphene can be both grown and 
transferred onto arbitrary substrates for device processing while retaining not only equivalent 
electronic but also mechanical properties to exfoliated graphene. Furthermore, high sample-to-
sample uniformity in electronic performance is achievable, essential to device applications. 
These results were the first demonstration that CVD graphene can achieve repeatable electronic 
performance comparable to that of exfoliated graphene. As such, it set the stage for utilizing 
CVD graphene both for fundamental studies and for high performance graphene-based 
technologies. In particular, these results demonstrate the potential for CVD graphene to be an 
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optimal material for use in high-performance flexible electronics, where both exceptional 
electronic and mechanical properties are required. 
Chapter 3 makes use of the methods developed in Chapter 2. Because CVD graphene 
demonstrates exceptional electronic and mechanical properties, it is an ideal candidate for use in 
flexible, RF-FETs which require high-frequency operation at high levels of strain. Methods to 
fabricate RF-FETs on flexible substrates using CVD graphene as the active channel material are 
first presented. Devices fabricated with channel lengths of 500 nm show extrinsic values of fT 
and fmax up to 10.7 GHz and 3.7 GHz, respectively, and strain limits of 1.75%. By reducing the 
channel length to 260 nm, extrinsic values of fT and fmax increase to 23.6 GHz and 6.5 GHz, 
respectively, with intrinsic fmax = 28.2 GHz and strain limits of 2% attainable. Flexible graphene 
RF-FETs fabricated with channel lengths of 260 nm not only represent the highest values of fmax 
achieved in any flexible technology, but they show an order of magnitude improvement in strain 
limit over flexible technologies demonstrating the next highest reported value of fmax. As such, 
this work establishes CVD graphene as competitive with other semiconductor technologies for 
use in flexible RF-FETs, and demonstrates the potential of CVD graphene as a material to enable 
a wide-range of flexible electronic technologies requiring both high frequency operation and 
high mechanical flexibility.  
In Chapter 4, the device structure of flexible GFETs is modified by encapsulating the 
graphene channel in hBN dielectric layers and implementing a self-aligned fabrication scheme. 
RF-FETs fabricated with channel lengths of 375 nm demonstrate extrinsic cut-off frequencies fT 
and fmax of 12.0 GHz and 10.6 GHz, respectively, and intrinsic fT and fmax of 29.7 GHz and 15.7 
GHz, respectively. The improved extrinsic cut-off frequencies indicate that using both a self-
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aligned fabrication scheme and hBN encapsulation are paramount to improving RF performance 
in flexible GFETs. 
Collectively, this work demonstrates that CVD graphene can be utilized to fabricate high 
performance graphene-based electronics using scalable production methods. Furthermore, CVD 
graphene is an ideal candidate for use in the fabrication of flexible electronics, which require 
materials that demonstrate both outstanding electronic and mechanical performance. Graphene 
demonstrates a fundamental advantage over other semiconductor technologies implemented in 
flexible electronics: a high fracture strain limit. Because graphene is almost singular in its ability 
maintain competitive electronic properties over a wide range of applied strain states, a need 
echoed in many flexible technologies, flexible electronics may be the niche application that 





5.2 Future Work 
 
Although flexible RF-FETs fabricated from CVD graphene demonstrate exceptional 
device characteristics, both the electronic and mechanical performance are ultimately limited by 
materials in the device other than graphene. Limitations to the range of electric field that can be 
applied are imposed by thermal constraints of the polymer substrate and prevent devices from 
achieving full current saturation, limiting the achievable gm, ro, and ultimately the maximum cut-
off frequencies. Improvements to thermal management that allow for higher current densities are 
paramount to improving the RF performance of flexible GFETs. 
While utilizing substrates with higher glass transition temperatures, such as polyimide, 
will help to achieve this goal, it is likely that the integration of additional thermal management 
materials will be required to allow for significantly higher current densities in flexible GFETs. In 
particular, integration of materials with anisotropic thermal conductivities, such as hexagonal 
boron nitride, which demonstrate ~20 times greater in-plane than out of-plane thermal 
conductivity may act as an excellent thermal diffusion layer under GFETs to efficiently remove 
heat generated in the channel area to electrical contacts rather than to the substrate below. While 
implementing thin (~20 nm) hBN layers resulted in no improvements to current density limits in 
the flexible GFETs fabricated in this work, it is likely that hBN layers of comparable or greater 
thickness to the device’s channel length are needed to discernably affect an overlaying GFET’s 
temperature profile. Further research is needed to determine the potential gains to flexible 
GFETs that can be assumed by implementing hBN-based thermal diffusion layers, as well as to 
determine the mechanical limits of thick hBN dielectric layers. 
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The exceptional electronic and mechanical performance of graphene-based flexible 
electronics further motivates the growing need for complimentary technological advancements. 
Developing scalable methods to grow large-area, high-quality dielectrics, such as hBN, is 
essential to the ultimate performance of large-area graphene devices. Successful fabrication of 
large-area, layered films of graphene and hBN entirely free of structural defects and with 
minimal chemical contamination at graphene-dielectric interfaces is a demanding request and 
will likely benefit from direct epitaxial growth of alternating graphene and hBN layers on the 
same substrate. However, achieving the scalable production of high-performance graphene-based 
technologies that demonstrate high device-to-device uniformity is a prospect arguably worthy of 
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